Digilent Spartan 3 Board Discussion D3.3

Slides:

Advertisements

Similar presentations

Digital Logic with VHDL EE 230 Digital Systems Fall 2006 (10/17/2006)

Advertisements

1 Lecture 13 VHDL 3/16/09. 2 VHDL VHDL is a hardware description language. The behavior of a digital system can be described (specified) by writing a.

Quad 2-to-1 and Quad 4-to-1 Multiplexers Discussion D2.4 Example 7.

Arbitrary Waveform Discussion 5.5 Example 34.

Decoders Discussion D9.5 Example 25. Decoders 3-to-8 Decoder decoder38.vhd library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOGIC_unsigned.all;

Arithmetic Logic Unit (ALU)

7-Segment Display: Spartan-3 board

Shifters Discussion D7.1 Example Bit Shifter.

Divider Discussion D7.3 Example 20.

Ring Counter Discussion D5.3 Example 32. Ring Counter if rising_edge(CLK) then for i in 0 to 2 loop s(i)

Adder Discussion D6.2 Example 17. s i = c i ^ (a i ^ b i ) c i+1 = a i * b i + c i * (a i ^ b i ) Full Adder (Appendix I)

Top-level VHDL Designs

Generic Multiplexers: Parameters Discussion D2.5 Example 8.

2-to-1 Multiplexer: if Statement Discussion D2.1 Example 4.

Decoders and Encoders Lecture L4.2. Decoders and Encoders Binary Decoders Binary Encoders Priority Encoders.

Single-Cycle Instructions VHDL Tutorial R. E. Haskell and D. M. Hanna T5: VHDL ROM.

Digilent Spartan 3 Board Lecture L2.2

Structural VHDL VHDL Tutorial R. E. Haskell and D. M. Hanna T3: ALU Design.

7-Segment Display DIO1 Board. Digilab2 – DIO1 Boards Four 7-segment displays A0A1A2A3.

Introduction to VHDL Multiplexers. Introduction to VHDL VHDL is an acronym for VHSIC (Very High Speed Integrated Circuit) Hardware Description Language.

Lab 2 4-Bit Adder Digilent Spartan 3 Board Lecture L2.3.

LEDs 7-Segment Displays

4-to-1 Multiplexer: case Statement Discussion D2.3 Example 6.

Digilab 7-Segment Displays Lab 4. selyInstruction name “000”true if b = a false otherwise = “001”true if b /= a false otherwise “010”true if b < a.

Switches, Pushbuttons, and LEDs Digilent Spartan 3 Board Lecture L2.1.

Finite State Machines Discussion D8.1 Example 36.

Logic Design Fundamentals - 2 Lecture L1.2. Logic Design Fundamentals - 2 Basic Gates Basic Combinational Circuits Basic Sequential Circuits.

7-Segment Displays Digilent Spartan 3 Board Discussion DS-4.2.

CSE140L – Lab4 Overall picture of Lab4 Tutorial on Bus & Memory Tutorial on Truth table.

Introduction to VHDL Multiplexers Discussion D1.1.

7-Segment Displays VHDL Tutorial R. E. Haskell and D. M. Hanna T4: Xilinx LogiBLOX.

Binary-to-BCD Converter

4-Bit Binary-to-BCD Converter: case Statement

Shift Registers Discussion D5.2 Example Bit Shift Register qs(3) qs(2) qs(1) qs(0) if rising_edge(CLK) then for i in 0 to 2 loop s(i) := s(i+1);

VHDL Examples Subra Ganesan Reference: Professor Haskell’s Notes,

Code Converters Section 3-4 Mano & Kime.

ECE 448: Spring 12 Lab 4 – Part 2 Finite State Machines Basys2 FPGA Board.

4-bit Shift Register. 2-bit Register Serial-in-serial-out Shift Register.

Binary-to-BCD Converter

ENG2410 Digital Design LAB #8 LAB #8 Data Path Design.

VHDL for Combinational Circuits. VHDL We Know Simple assignment statements –f

ENG2410 Digital Design LAB #5 Modular Design and Hierarchy using VHDL.

Digital Systems Design VHDL simulation of a 3 – Bit Binary Decoder with Enable by Marc A. Mackey.

Reaction Timer Project

ECE 331 – Digital System Design Multiplexers and Demultiplexers (Lecture #13)

Introduction to FPGA Tools

2’s Complement 4-Bit Saturator Discussion D2.8 Lab 2.

4-to-1 Multiplexer: Module Instantiation Discussion D2.2 Example 5.

Copyright (c) 2003 by Valery Sklyarov and Iouliia Skliarova: DETUA, IEETA, Aveiro University, Portugal.

2/10/07DSD,USIT,GGSIPU1 BCD adder KB3B2B1B0CD3D2D1D

9/9/2006DSD,USIT,GGSIPU1 Concurrent vs Sequential Combinational vs Sequential logic –Combinational logic is that in which the output of the circuit depends.

CS/EE 3700 : Fundamentals of Digital System Design

LAB #5 Modular Design and Hierarchy using VHDL

Combinational logic circuit

LAB #4 Xilinix ISE Foundation Tools VHDL Design Entry “A Tutorial”

Describing Combinational Logic Using Processes

ENG6530 Reconfigurable Computing Systems

Combinational Circuits Using VHDL

Mano and Kime Sections 7-6 – 7-8

Getting Started with Vivado

Binary-to-BCD Converter

VHDL Structural Architecture

Concurrent vs Sequential

Founded in Silicon Valley in 1984

ECE 331 – Digital System Design

Fast, Asynchronous SRAM

Single bit comparator Single bit comparator 4/10/2007 DSD,USIT,GGSIPU

4-Input Gates VHDL for Loops

디 지 털 시 스 템 설 계 UP2 Kit를 이용한 카운터 설계

Digital Logic with VHDL

Presentation transcript:

Digilent Spartan 3 Board Discussion D3.3 7-Segment Displays Digilent Spartan 3 Board Discussion D3.3

Spartan 3 Board

Spartan 3 Board

Turning on an LED Note: A zero turns on the LED

Spartan 3 Board

7-Segment Decoder a-g LOW to turn on segment

7-Segment Display Truth table q a b c d e f g 0 1 1 1 1 1 1 0 seg7dec q(3:0) AtoG(6:0) Truth table q a b c d e f g 0 1 1 1 1 1 1 0 1 0 1 1 0 0 0 0 2 1 1 0 1 1 0 1 3 1 1 1 1 0 0 1 4 0 1 1 0 0 1 1 5 1 0 1 1 0 1 1 6 1 0 1 1 1 1 1 7 1 1 1 0 0 0 0 q a b c d e f g 8 1 1 1 1 1 1 1 9 1 1 1 1 0 1 1 A 1 1 1 0 1 1 1 b 0 0 1 1 1 1 1 C 1 0 0 1 1 1 0 d 0 1 1 1 1 0 1 E 1 0 0 1 1 1 1 F 1 0 0 0 1 1 1

7-Segment Decoder library IEEE; use IEEE.std_logic_1164.all; entity seg7dec is port (q: in STD_LOGIC_VECTOR(3 downto 0); AtoG: out STD_LOGIC_VECTOR(6 downto 0)); end seg7dec; seg7dec q(3:0) AtoG(6:0)

architecture seg7dec_arch of seg7dec is begin process(q) case q is when "0000" => AtoG <= "0000001"; when "0001" => AtoG <= "1001111"; when "0010" => AtoG <= "0010010"; when "0011" => AtoG <= "0000110"; when "0100" => AtoG <= "1001100"; when "0101" => AtoG <= "0100100"; when "0110" => AtoG <= "0100000"; when "0111" => AtoG <= "0001101"; when "1000" => AtoG <= "0000000"; when "1001" => AtoG <= "0000100"; when "1010" => AtoG <= "0001000"; when "1011" => AtoG <= "1100000"; when "1100" => AtoG <= "0110001"; when "1101" => AtoG <= "1000010"; when "1110" => AtoG <= "0110000"; when others => AtoG <= "0111000"; end case; end process; end seg7dec_arch;

7-Segment Display Behavior (Active LOW) VHDL seg7dec q(3:0) AtoG(6:0) with q select AtoG <= "1001111" when "0001", --1 "0010010" when "0010", --2 "0000110" when "0011", --3 "1001100" when "0100", --4 "0100100" when "0101", --5 "0100000" when "0110", --6 "0001111" when "0111", --7 "0000000" when "1000", --8 "0000100" when "1001", --9 "0001000" when "1010", --A "1100000" when "1011", --b "0110001" when "1100", --C "1000010" when "1101", --d "0110000" when "1110", --E "0111000" when "1111", --F "0000001" when others; --0 Behavior (Active LOW) AtoG seg7dec q(3:0) AtoG(6:0)

.ucf file NET "AN<0>" LOC = "E13" ; NET "AN<1>" LOC = "F14" ; NET "AN<2>" LOC = "G14" ; NET "AN<3>" LOC = "d14" ; NET "AtoG<6>" LOC = "E14" ; NET "AtoG<5>" LOC = "G13" ; NET "AtoG<4>" LOC = "N15" ; NET "AtoG<3>" LOC = "P15" ; NET "AtoG<2>" LOC = "R16" ; NET "AtoG<1>" LOC = "F13" ; NET "AtoG<0>" LOC = "N16" ; NET "dp" LOC = "P16" ;