CSE241 Formal Verification.1Cichy, UCSD ©2003 CSE241A VLSI Digital Circuits Winter 2003 Recitation 5: File Formats.

Slides:

Advertisements

Similar presentations

Embedded Systems Design: A Unified Hardware/Software Introduction 1 Chapter 10: IC Technology.

Advertisements

ECE 551 Digital System Design & Synthesis Lecture 08 The Synthesis Process Constraints and Design Rules High-Level Synthesis Options.

Ch.7 Layout Design Standard Cell Design TAIST ICTES Program VLSI Design Methodology Hiroaki Kunieda Tokyo Institute of Technology.

Robust Low Power VLSI R obust L ow P ower VLSI Synthesizing SRAM timing and Periphery using Synopsis By: Jim Boley.

Paul Falkenstern and Yuan Xie Yao-Wen Chang Yu Wang Three-Dimensional Integrated Circuits (3D IC) Floorplan and Power/Ground Network Co-synthesis ASPDAC’10.

Ch.3 Overview of Standard Cell Design

CSE241 Formal Verification.1Cichy, UCSD ©2003 CSE241A VLSI Digital Circuits Winter 2003 Recitation 6: Formal Verification.

1 Chapter 9 Design Constraints and Optimization. 2 Overview Constraints are used to influence Synthesizer tool Place-and-route tool The four primary types.

9 th Sept, VLSI Design & Test seminar series, Fall 2009, Auburn University, Auburn, AL Low Power Implementation of ARM1176JZF-S by Manish Kulkarni.

Chapter 7 Design Implementation (II)

On Modeling and Sensitivity of Via Count in SOC Physical Implementation Kwangok Jeong Andrew B. Kahng.

CSE241 Project.1Kahng & Cichy, UCSD ©2003 CSE241A VLSI Digital Circuits Winter 2003 Recitation 4: Project.

Physical Design Outline –What is Physical Design –Design Methods –Design Styles –Analysis and Verification Goal –Understand physical design topics Reading.

Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 19: April 9, 2008 Routing 1.

University of Toronto Pre-Layout Estimation of Individual Wire Lengths Srinivas Bodapati (Univ. of Illinois) Farid N. Najm (Univ. of Toronto)

CHDStd and Related Standards Efforts. b Technology Trend The Physics Decreasing Gate Length  50 m transistors by 2000 Increased file & file sizes Increased.

ECE Routing 1 ECE 665 Spring 2004 ECE 665 Spring 2004 Computer Algorithms with Applications to VLSI CAD Channel Routing Global Routing.

An Introduction to Synopsys Design Automation Jeremy Lee November 7, 2007.

CSE 144 Project Part 2. Overview Multiple rows Routing channel between rows Components of identical height but various width Goal: Implement a placement.

Cost-Based Tradeoff Analysis of Standard Cell Designs Peng Li Pranab K. Nag Wojciech Maly Electrical and Computer Engineering Carnegie Mellon University.

7/13/ EE4271 VLSI Design VLSI Routing. 2 7/13/2015 Routing Problem Routing to reduce the area.

Joanna Ellis-Monaghan, St. Michaels College Paul Gutwin, Principal Technical Account Manager, Cadence.

CS 258F Class Project Spring 2003 Prof. Jason Cong.

1 ENTITY test is port a: in bit; end ENTITY test; DRC LVS ERC Circuit Design Functional Design and Logic Design Physical Design Physical Verification and.

ASIC Back-End Design Lecture given by Saadat Khan, BAE Systems

International Symposium of Physical Design San Diego, CA April 2002ER UCLA UCLA 1 Experimental Setup Cadence QPlace Cadence WRoute LEF/DEFLEF/DEF Dragon.

CSE 242A Integrated Circuit Layout Automation Lecture 5: Placement Winter 2009 Chung-Kuan Cheng.

Modern VLSI Design 4e: Chapter 7 Copyright  2008 Wayne Wolf Topics Global interconnect. Power/ground routing. Clock routing. Floorplanning tips. Off-chip.

Introduction to VLSI Design – Lec01. Chapter 1 Introduction to VLSI Design Lecture # 2 A Circuit Design Example.

Modern VLSI Design 4e: Chapter 4 Copyright  2008 Wayne Wolf Topics n Standard cell-based layout. n Channel routing. n Simulation.

Global Routing.

CAD for Physical Design of VLSI Circuits

Horizontal Benchmark Extension for Improved Assessment of Physical CAD Research Andrew B. Kahng, Hyein Lee and Jiajia Li UC San Diego VLSI CAD Laboratory.

ASIC Design Flow – An Overview Ing. Pullini Antonio

Interconnect Routing in VLSI Glauco Borges Valim dos Santos - FUCAS - GME - II - UFRGS

Modern VLSI Design 3e: Chapter 4 Copyright  1998, 2002 Prentice Hall PTR Topics n Layouts for logic networks. n Channel routing. n Simulation.

Modern VLSI Design 3e: Chapters 1-3 week12-1 Lecture 30 Scale and Yield Mar. 24, 2003.

Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Design rules and fabrication. n SCMOS scalable design rules. n Stick.

Massachusetts Institute of Technology 1 L14 – Physical Design Spring 2007 Ajay Joshi.

Kwangsoo Han‡, Andrew B. Kahng‡† and Hyein Lee‡

1 Additional Altera design support: Timing analysis Layout Power usage Additional tools.

4. Combinational Logic Networks Layout Design Methods 4. 2

Modern VLSI Design 3e: Chapter 10 Copyright  1998, 2002 Prentice Hall PTR Topics n CAD systems. n Simulation. n Placement and routing. n Layout analysis.

EE 466/586 VLSI Design Partha Pande School of EECS Washington State University

CSE 242A Integrated Circuit Layout Automation Lecture 1: Introduction Winter 2009 Chung-Kuan Cheng.

Ｅｘｅｒｃｉｓｅ TAIST ICTES Program VLSI Design Methodology Hiroaki Kunieda Tokyo Institute of Technology.

Modern VLSI Design 3e: Chapter 4 Copyright  1998, 2002 Prentice Hall PTR Topics n Layouts for logic networks. n Channel routing. n Simulation.

ECE 260B – CSE 241A /UCB EECS Kahng/Keutzer/Newton Physical Design Flow Read Netlist Initial Placement Placement Improvement Cost Estimation Routing.

Detailed Routing مرتضي صاحب الزماني.

M ask D esign T raining M ask D esign T raining Page 1 Quality Layout.

DEVICES AND DESIGN : ASIC. DEFINITION Any IC other than a general purpose IC which contains the functionality of thousands of gates is usually called.

Physical Synthesis Buffer Insertion, Gate Sizing, Wire Sizing,

Modern VLSI Design 3e: Chapter 7 Copyright  1998, 2002 Prentice Hall PTR Topics n Power/ground routing. n Clock routing. n Floorplanning tips. n Off-chip.

Update on the Design Implementation Methodology for the 130nm process Microelecronics User Group meeting TWEPP 2010 – Aachen Sandro Bonacini CERN PH/ESE.

Mixed Cell-Height Implementation for Improved Design Quality in Advanced Nodes Sorin Dobre +, Andrew B. Kahng * and Jiajia Li * * UC San Diego VLSI CAD.

Pre-layout prediction of interconnect manufacturability Phillip Christie University of Delaware USA Jose Pineda de Gyvez Philips Research Laboratories.

VLSI Floorplanning and Planar Graphs prepared and Instructed by Shmuel Wimer Eng. Faculty, Bar-Ilan University July 2015VLSI Floor Planning and Planar.

ECE 565 VLSI Chip Design Styles Shantanu Dutt ECE Dept. UIC.

CSE 144 Project. Overall Goal of the Project Implement a physical design tool for a two- row standard cell design

3D Design IPHC Frédéric Morel - Grégory Bertolone - Claude Colledani.

EE4271 VLSI Design VLSI Channel Routing.

-1- Soft Core Viterbi Decoder EECS 290A Project Dave Chinnery, Rhett Davis, Chris Taylor, Ning Zhang.

VLSI Design Flow The Y-chart consists of three major domains:

ECE 565 VLSI Chip Design Styles

TUTORIAL: Digital-on-Top

Chapter 10: IC Technology

CSE 144 Project Part 3.

Chapter 10: IC Technology

EE4271 VLSI Design, Fall 2016 VLSI Channel Routing.

Chapter 10: IC Technology

Presentation transcript:

CSE241 Formal Verification.1Cichy, UCSD ©2003 CSE241A VLSI Digital Circuits Winter 2003 Recitation 5: File Formats

CSE241 Formal Verification.2Cichy, UCSD ©2003 LEF - Explained  Library - Physical l Library Exchange Format (LEF) -Physical characteristics of the technology library –Abstracts of the standard cell library (ie. TSMC.18u) –Abstracts of all blocks and IO cells –Includes layer, via, placement site type -Timing characteristics of the technology library –Contains timing models for each pin of each component of the library

CSE241 Formal Verification.3Cichy, UCSD ©2003 Example LEF NAMESCASESENSITIVE OFF ; #TECHNOLOGY SECTION LAYER MET1 TYPE ROUTING ; PITCH 3.5 ; WIDTH 1.2 ; SPACING 1.4 ; DIRECTION HORIZONTAL ; RESISTANCE RPERSQ.7E-01 ; CAPACITANCE CPERSQDIST.46E-04 ; END MET1 LAYER VIA TYPE CUT ; END VIA LAYER MET2 TYPE ROUTING ; PITCH 4 ; WIDTH 1.8 ; SPACING 1.4 ; DIRECTION VERTICAL ; RESISTANCE RPERSQ.35E-01 ; CAPACITANCE CPERSQDIST.31E-04 ; END MET2

CSE241 Formal Verification.4Cichy, UCSD ©2003 DEF Explained  Design - Physical l Design Exchange Format (DEF) -Physical characteristics of the cells –Macros of design –Placement information –Pin locations –Metal blockages –Orientation

CSE241 Formal Verification.5Cichy, UCSD ©2003 DEF  DEF l Contains the design-specific information of a circuit and is a representation of the design at any point during the layout process l DEF file is an ASCII representation S l Syntax conventions conveys logical design data to, and physical design data from, place-and-route tools l Can include internal connectivity grouping information, and physical constraints l Physical: -Placement locations and orientations -Routing geometry data -Logical design changes for backannotation. l Place-and-route tools can read physical design data -For performing ECO changes –Clock gen –Optimization –SI based l Floorplan -ROWS, TRACKS, GCELLGRID, and DIEAREA

CSE241 Formal Verification.6Cichy, UCSD ©2003 DEF Structure VERSION statement NAMESCASESENSITIVE statement DIVIDERCHAR statement BUSBITCHARS statement DESIGN statement [ TECHNOLOGY statement ] [ UNITS statement ] [ HISTORY statement ]... [ PROPERTYDEFINITIONS section ] [ DIEAREA statement ] [ ROWS statement ]... [ TRACKS statement ]... ………..  Standard DEF files can contain the following statements and sections. You must specify the statements and sections in the following order. ….. [ GCELLGRID statement ]... [ VIAS statement ] [ REGIONS statement ] COMPONENTS section [ PINS section ] [ PINPROPERTIES section ] [ BLOCKAGES section ] [ SLOTS section ] [ FILLS section ] [ SPECIALNETS section ] NETS section [ SCANCHAINS section ] [ GROUPS section ] [ BEGINEXT section ] END DESIGN statement

CSE241 Formal Verification.7Cichy, UCSD ©2003 Example DEF PROPERTYDEFINITIONS DESIGN HSNAPGRID STRING " " ; DESIGN VSNAPGRID STRING " " ; DESIGN VERILOGDESIGNNAME STRING "cds_vbin.aes_cipher_cores_top_2:hdl" ; DESIGN GCFLIBRARY_TIMESTAMP STRING " " ; DESIGN GCFLIBRARY STRING "../gcf_out" ; END PROPERTYDEFINITIONS DIEAREA ( ) ( ) ; ROW ROW_168 tsm3site N DO 1293 BY 1 STEP ; ROW ROW_167 tsm3site FS DO 1293 BY 1 STEP ; ROW ROW_166 tsm3site N DO 1293 BY 1 STEP ; ROW ROW_165 tsm3site FS DO 1293 BY 1 STEP ;