Evolvable Hardware: Brief introduction to the module Andy Tyrrell Department of Electronics B005 -

Slides:



Advertisements
Similar presentations
FPGA (Field Programmable Gate Array)
Advertisements

1 SECURE-PARTIAL RECONFIGURATION OF FPGAs MSc.Fisnik KRAJA Computer Engineering Department, Faculty Of Information Technology, Polytechnic University of.
Self-reconfigurable robots SR Robots: systems that can reconfigure themselves with large numbers of modules. Potential of these systems is Adaptability/versatility.
Reprogrammable Hardware used in future Patient-Centric eHealth Tools Authors: Årsand E a, Hartvigsen G a, b a Norwegian Centre for Telemedicine, University.
FPGAs for HIL and Engine Simulation
Project outline  EMCROSS - European Multicore Cross-Domain Architecture  Jürgen Meilinger, Airbus Defence and Space,  Cross-domain.
University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December 2011.
Reconfigurable Computers in Space: Problems, Solutions and Future Directions Neil W. Bergmann, Anwar S. Dawood CRC for Satellite Systems Queensland University.
NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation FPAA for Analog Circuit Design Presented by Susman.
1 Demonstrations of Evolvable Systems Evolution on JPL EHW Testbed Details of EHW Pack (SW tools) platform for mixtrinsic evolution Evolution on JPL SABLES.
Flexible Manufacturing Systems (FMS)
MICROELETTRONICA Design methodologies Lection 8. Design methodologies (general) Three domains –Behavior –Structural –physic Three levels inside –Architectural.
Lecture 26: Reconfigurable Computing May 11, 2004 ECE 669 Parallel Computer Architecture Reconfigurable Computing.
EVOHAR Robustness in Evolved Hardware Jason Masner, John Cavalieri Dr. James Frenzel and Dr. James A. Foster.
“Dunarea de Jos” University of Galati-Romania Faculty of Electrical & Electronics Engineering Dep. of Electronics and Telecommunications Assoc. Prof. Rustem.
Manufacturing Control system. Manufacturing Control - Managing and controlling the physical activities in the factory aiming to execute the manufacturing.
Ontogenetic systems Drawing inspiration from growth and healing processes of living organisms… …and applying them to electronic computing systems Phylogeny.
Robotica Lezione 1. Robotica - Lecture 12 Objectives - I General aspects of robotics –Situated Agents –Autonomous Vehicles –Dynamical Agents Implementing.
Course Outline Preface Introduction to EHW
Development in hardware – Why? Option: array of custom processing nodes Step 1: analyze the application and extract the component tasks Step 2: design.
Multiple Autonomous Ground/Air Robot Coordination Exploration of AI techniques for implementing incremental learning. Development of a robot controller.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
Automating service management Tiina Niklander Faculty of Science Department of Computer Science In AMICT 2008 Petrozavodsk, May 2008.
Reconfiguration Based Fault-Tolerant Systems Design - Survey of Approaches Jan Balach, Jan Balach, Ondřej Novák FIT, CTU in Prague MEMICS 2010.
1 Adrian Stoica Jet Propulsion Laboratory ehw.jpl.nasa.gov Evolvable Hardware for Automated Design and Autonomous.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
J. Christiansen, CERN - EP/MIC
Fundamental Digital Electronics (Spring 2014) Martino Poggio.
Page 1 Reconfigurable Communications Processor Principal Investigator: Chris Papachristou Task Number: NAG Electrical Engineering & Computer Science.
Seattle June 24-26, 2004 NASA/DoD IEEE Conference on Evolvable Hardware Self-Repairing Embryonic Memory Arrays Lucian Prodan Mihai Udrescu Mircea Vladutiu.
Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.
0/13 Introduction to Programmable Logic Devices Aleksandra Kovacevic Veljko Milutinovic
Field Programmable Gate Arrays (FPGAs) An Enabling Technology.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
Taking evolutionary circuit design from experimentation to implementation: some useful techniques and a silicon demonstration Adrian Stoica Ricardo S.
“Politehnica” University of Timisoara Course No. 2: Static and Dynamic Configurable Systems (paper by Sanchez, Sipper, Haenni, Beuchat, Stauffer, Uribe)
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
EE3A1 Computer Hardware and Digital Design
MAPLD 2005/254C. Papachristou 1 Reconfigurable and Evolvable Hardware Fabric Chris Papachristou, Frank Wolff Robert Ewing Electrical Engineering & Computer.
1 Structure of Aalborg University Welcome to Aalborg University.
Universal Chassis for Modular Ground Vehicles University of Michigan Mars Rover Team Presented by Eric Nytko August 6, 2005 The 2 nd Mars Expedition Planning.
Development of Programmable Architecture for Base-Band Processing S. Leung, A. Postula, Univ. of Queensland, Australia A. Hemani, Royal Institute of Tech.,
Cognitive Radio: Next Generation Communication System
“Politehnica” University of Timisoara Course Advisor:  Lucian Prodan Evolvable Systems Web Page:   Teaching  Graduate Courses Summer.
“Politehnica” University of Timisoara Course No. 3: Project E MBRYONICS Evolvable Systems Winter Semester 2010.
ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Basic FPGA architecture.
Software Engineering Introduction.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
Fail-Safe Module for Unmanned Autonomous Vehicle
1 Advanced Digital Design Reconfigurable Logic by A. Steininger and M. Delvai Vienna University of Technology.
Evolvable Hardware Questions What is it? Why do we want it? Who is it for? How do we get it?
ESA Harwell Robotics & Autonomy Facility Study Workshop Autonomous Software Verification Presented By: Rick Blake.
Evolving, Adaptable Visual Processing System Simon Fung-Kee-Fung.
Cray XD1 Reconfigurable Computing for Application Acceleration.
Evolvable Hardware (EHW) Topic Review S08*ENGG*6530 Antony Savich.
A MULTI-AGENT RFID-ENABLED DISTRIBUTED CONTROL SYSTEM FOR A FLEXIBLE MANUFACTURING SHOP Present by : Ali Vatankhah.
MODULAR SELF -RECONFIGURABLE MULTI-FUNCTIONAL ROBOTIC SYSTEM.
S-GRAIN System Grain - Storage for the World OCTOBER 2014 Structure Roadmap.
Multi-cellular paradigm The molecular level can support self- replication (and self- repair). But we also need cells that can be designed to fit the specific.
디지털제어 강의실 : 담당교수 : 고경철(기계공학부) 사무실 : 산학협력관 105B 면담시간 : 수시
SENSITIVE SKIN. OUTLINE INTRODUCTION SKIN MATERIALS DEVICES SIGNAL PROCESSING ADVANTAGES DISADVANTAGES APPLICATION CONCLUSION.
Introduction to Mechatronics System Design
Evolvable Fuzzy Hardware for Real-time Embedded Control in Packet Switching Ju Hui Li Meng Hiot Lim Qi Cao.
Programmable Logic Devices
Programmable Hardware: Hardware or Software?
Adrian Stoica Ricardo S. Zebulum Xin Guo* Didier Keymeulen
Nanyang Technological University, Singapore
Introduction to Programmable Logic Devices
HIGH LEVEL SYNTHESIS.
Presentation transcript:

Evolvable Hardware: Brief introduction to the module Andy Tyrrell Department of Electronics B005 -

Evolution

Module Content This module: –presents the fundamentals of EHW technology; –reviews existing and previews future reconfigurable devices; –illustrates operation with evolution-guided design and hardware self-configuration experiments, –provides application examples, –practical fun! and –covers specific difficulties and solutions for evolving complex systems and doing evolution with hardware in the loop.

Reconfigurable HW Self-reconfigurable, evolvable Automated Design Artificial/Computational Intelligence CS/Math/Eng Autonomous Systems What is Evolvable Hardware? Evolvable Hardware (EHW) is a new field at the confluence of Automatic Design, Artificial Intelligence, Reconfigurable Hardware, and Autonomous Systems.

Why Evolvable Hardware? Its main objective is the development of flexible and survivable systems that are capable of autonomous self- configuration, self-tuning, and self-repair. That can adaptively change through reconfiguration to provide appropriate signal processing, sensing and control - as examples, as well as survival in the presence of faults and degradation due to changing environments. EHW techniques have already proven successful in automated design, automated calibration and tuning, and in-field adaptation of hardware systems, sensing, control and robotics. Assist in design of electronic systems.

How Evolvable Hardware? Intrinsic “hardware” Extrinsic “software” Analogue Digital

Autonomous systems Beyond physical reach to repair, beyond (or designed for absence of) communications Increasing degree of autonomy Unmanned Vehicles (UAV) Deployed sensing systems Space systems Places where humans can’t do it efficiently, economically, etc. Global Hawk

COTS digital reconfigurable hardware PLA  FPGA  Virtex, VirtexII, VirtexPro (Xilinx)

COTS analogue reconfigurable hardware

Programmable Transistor Array Cell - FPTA2 Chip Architecture Cell Schematic

A new generation of hardware Fixed HW Reconfigurable Self-reconfigurable, evolvable Generation 1st 2nd 3rd Flexibility, fault-tolerance A third generation hardware in terms of flexibility and fault tolerance Automated Design Artificial/Computational Intelligence

Design to be evolved 0 WhileTooFarFromWall 1 Do2 2 MoveForward 3 Do2 4 WhileInCoridorRange 5 TurnAwayFromClosestWall 6 WhileInCoridorRange 7 Do2 8 TurnParallelToClosestWall 9 MoveForward Program Physical Hardware The design to be evolved could be a program, model of hardware or the hardware itself Model of Hardware HDL code vdd 20 0 DC 5.0V vin+ 6 0 DC 2.5v m PMOS L={L1} W={W1} m PMOS L={L2} W={W2} SPICE Netlist Evolutionary is Revolutionary!

Labs!

Fundamental open questions Can we evolve artificial systems in similar ways natural systems evolve? –Advantages and disadvantages. How can we build devices/HW that evolve autonomously? Can we seamlessly embed the guiding mechanism for evolution with the morphing system (i.e. the “goals” - the “goodness”)? How does EHW scale-up? Can we use evolution to obtain intelligent systems, human competitive (and beyond) intelligence?