Proving Incompleteness {NAND} is a complete system Is {XOR,0} a complete system?

Slides:



Advertisements
Similar presentations
Boolean Algebra and Logic Gates
Advertisements

Lecture 5 EGRE 254 1/28/09. 2 Boolean algebra a.k.a. “switching algebra” –deals with Boolean values -- 0, 1 Positive-logic convention –analog voltages.
Combinational Logic Circuits Chapter 2 Mano and Kime.
Morgan Kaufmann Publishers
Chapter 2 Logic Circuits.
IKI b-Simplification of Boolean Functions Bobby Nazief Semester-I The materials on these slides are adopted from Prof. Daniel Gajski’s.
Part One. HOMEWORK 1 PART B 1. Compute the following using pipeline method a. e. i.12/4 b. f. J.49/7 c. g.3*10 d. h.91*14 2. Illustrate the generation.
Based on slides by: Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 8 – Systematic Simplification.
1 Combinational Logic Network design Chapter 4 (continued ….)
Gate-Level Minimization. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
Examples Simplify: ab’c + abc + a’bc Show that X + X’Y = X + Y
Two-Level Logic Synthesis -- Quine-McCluskey Method.
Boolean Algebra and Logic Gates
Basic Digital Design Discussion D2.3. Basic Digital Design Sum of Products Design –Minterms Product of Sums Design –Maxterms.
Multiplexer as a Universal Function Generator
Quine-McClusky Minimization Method Discussion D3.2.
Computer Engineering (Logic Circuits) (Karnaugh Map)
PMOS & nMOS pMOS is open when input is high. nMOS is closed when input is high. Always pMOS at top (high) and nMOS at botom (ground) implement F in pMOS.
CSCE 211: Digital Logic Design
Chapter Two Boolean Algebra and Logic Gate
IKI a-Simplification of Boolean Functions Bobby Nazief Semester-I The materials on these slides are adopted from those in CS231’s Lecture.
Logic Design CS221 1 st Term K-Map Cairo University Faculty of Computers and Information.
1 Why study Boolean Algebra? 4 It is highly desirable to find the simplest circuit implementation (logic) with the smallest number of gates or wires. We.
CT455: Computer Organization K-Map
2 - 1 Chapter 2 Combinational Systems Chapter 2 Combinational Systems 2.1 The Design Process for Combinational Systems  Continuing Example(CE)
The covering procedure. Remove rows with essential PI’s and any columns with x’s in those rows.
F = ∑m(1,4,5,6,7) F = A’B’C+ (AB’C’+AB’C) + (ABC’+ABC) Use X’ + X = 1.
ECE 331 – Digital System Design
EE2420 – Digital Logic Summer II 2013 Hassan Salamy Ingram School of Engineering Texas State University Set 4: Other Gates.
Chapter 2: Boolean Algebra and Logic Gates. F 1 = XY’ + X’Z XYZX’Y’XY’X’ZF1F
Logic Gates. Outline  Logic Gates  The Inverter  The AND Gate  The OR Gate  The NAND Gate  The NOR Gate  The XOR Gate  The XNOR Gate  Drawing.
Chapter 3 Gate-Level Minimization
Boolean Logic and Circuits ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.
CT455: Computer Organization Boolean Algebra
ECE 3110: Introduction to Digital Systems Symplifying Products of sums using Karnaugh Maps.
PRASAD A. PAWASKAR SPN. NO DETE 2 SEMESTER lec1-11.
Boolean Algebra Introduction Logical arguments are valid (or not) by virtue of their form, not content Example All men are mortal(premise 1) Harry is a.
Gate-level Minimization
Computer Engineering (Logic Circuits) (Karnaugh Map)
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
COE 202: Digital Logic Design Combinational Logic Part 4
ECE 301 – Digital Electronics Basic Logic Operations, Boolean Expressions, and Boolean Algebra (Lecture #3)
June 17, 2002Basic circuit analysis and design1 Example K-map simplification Let’s consider simplifying f(x,y,z) = xy + y’z + xz. First, you should convert.
ENG241 Digital Design Week #2 Combinational Logic Circuits.
June 11, 2002© Howard Huang1 Boolean algebra Last time we talked about Boolean functions, Boolean expressions, and truth tables. Today we’ll learn.
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 4 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
LOGIC CIRCUITLOGIC CIRCUIT. Goal To understand how digital a computer can work, at the lowest level. To understand what is possible and the limitations.
1 Lect # 2 Boolean Algebra and Logic Gates Boolean algebra defines rules for manipulating symbolic binary logic expressions. –a symbolic binary logic expression.
CONSENSUS THEOREM Choopan Rattanapoka.
R. Johnsonbaugh Discrete Mathematics 5 th edition, 2001 Chapter 9 Boolean Algebras and Combinatorial Circuits.
Karnaugh Map and Circuit Design.
June 12, 2002© Howard Huang1 Karnaugh maps Last time we saw applications of Boolean logic to circuit design. – The basic Boolean operations are.
Karnaugh Map (K-Map) By Dr. M. Khamis Mrs. Dua’a Al Sinari.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic 4: Cost of Logic Circuits and Karnaugh Maps José Nelson Amaral.
Review. Boolean Algebra.
ECE DIGITAL LOGIC LECTURE 8: BOOLEAN FUNCTIONS Assistant Prof. Fareena Saqib Florida Institute of Technology Spring 2016, 02/11/2016.
Dr. Nermin Hamza. x · y = y · x x + y = y + x x · (y · z) = (x · y) · z x + (y + z) = (x + y) + z x · (y + z) = (x · y) + (x · z) x + (y · z) = (x + y)
Basic Laws, theorems, and postulates of Boolean Algebra
Mu.com.lec 9. Overview Gates, latches, memories and other logic components are used to design computer systems and their subsystems Good understanding.
Speaker: Fuw-Yi Yang 楊伏夷 伏夷非征番, 道德經 察政章(Chapter 58) 伏者潛藏也
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
Chapter 4 Simplification of Boolean Functions Karnaugh Maps
3-7 Other Two-level Implementations
Boolean Algebra Why study Boolean Algebra?
Chapter 2 Boolean Algebra and Logic Gate
Example Question: Consider the expressions: (a) F = XY + XY'
Chapter 3 Gate-level Minimization.
Karnaugh maps Last time we saw applications of Boolean logic to circuit design. The basic Boolean operations are AND, OR and NOT. These operations can.
DIGITAL DESIGN MORRIS MANO UNIT 3 ANSWERS OF THE PROBLEMS 1-29
Presentation transcript:

Proving Incompleteness {NAND} is a complete system Is {XOR,0} a complete system?

Intuition XYXOR(X,Y) X’Y + Y’X

Intuition XYXOR(X,Y) xor(X,Y) = xor(Y,X)

Intuition xor(X,Y) = xor(Y,X) xor(x,x) = 0 xor(x,0) = x XYXOR(X,Y) A single layer circuit that includes {XOR,0} cannot produce the gate not(X)

Proof for n-layered circuit X Something is going on Here A circuit with minimal number of gates 0 X

Proof for n-layered circuit Case A: the other input is 0 X Something is going on Here A circuit with minimal number of gates 0

Proof for n-layered circuit Case A: the other input is 0 X Something is going on Here A circuit with minimal number of gates 0 X X Contradiction to minimality!!!

Proof for n-layered circuit Case B: the other input is X X Something is going on Here A circuit with minimal number of gates X 0 0 Contradiction to minimality!!!

Proof for n-layered circuit (II) Proof in induction For circuit with 1 layer we already prooved. Induction assumption: There is not circuit with n layers that can produce not with xor and 0. Proof that there is no circuit with n+1 layers that implements not with xor.

Proof in induction for n-layered circuit X Something is going on Here A circuit with n+1 layer 0 X

Proof in induction for n-layered circuit Something is going on Here A circuit with n+1 layer 0 X Change to circuit with n layers using similar consderations A proof using the induction assumption.

Minimizing to sum of products and product of sums XYZF How to write in minimal form?

When do we minimize? ABC + ABC’ = AB(C+C’) = AB When there are two terms that differ in only one literal!!

Minimizing to sum of products XYZF = X’Y’Z + X’YZ’ + XY’Z’ + XYZ Nothing to minimize!

Minimizing to product of sums XYZF F’ = X’Y’Z’ + X’YZ+XY’Z + XYZ’ Nothing to minimize!

The table Method: Example Minimize : F = w’x’y’z’ + w’x’y’z + w’x’yz’ + wx’y’z’ + wx’yz’ + wx’yz + wxyz’ + wxyz Very difficult!!

The table method for minimizing ABC + ABC’ABC + AB’C’

The table method for minimizing ABC + ABC’ ABC + AB’C’

The table method for minimizing ABC + ABC’ = 1 AB C + AB’C’ = 3

The table method for minimizing ABC + ABC’ = 1 AB C + AB’C’ = 3 We can minimize only if the difference is a power of 2

The table method for minimizing ABC + ABC’ = 1 AB C + AB’C’ = 3 We can minimize only if the difference is a power of 2 IS IT SUFFICIENT? No

The table method for minimizing AB’C + A’BC = 2

The table method for minimizing AB’C + A’BC = 2 We can minimize only if the difference is a power of 2 and the number of 1 is different!

The table Method: Example Minimize : F = w’x’y’z’ + w’x’y’z + w’x’yz’ + wx’y’z’ + wx’yz’ + wx’yz + wxyz’ + wxyz =  (0,1,2,8,10,11,14,15)

The table method w x y z

The table method w x y z w x y z 0, ,20 0 – 0 0, , , , , , ,

The table method w x y z 0, ,20 0 – 0 0, , , , , , , w x y z 0,2,8,10- 0 – 0 0,8,2, ,11,14, ,14,11,151 -

The table method The minimal term: F = w’x’y’ + x’z’ + wy

The table method - faster ,1 (1) 0,2 (2) 0,8 (8) 2,10 (8) 8,10 (2) 10,11 (1) 10,14 (4) 11,15 (4) 14,15 (1) 0,2,8,10 (2,8) 0,8,2,10 (2,8) 10,11,14,15 (1,4) 10,14,11,15 (1,4)

Choosing Minimal term F=  (1,4,6,7,8,9,10,11,15)

The minimal terms ,9 (8) 4,6 (2) 8,9 (1) 8,10 (2) 6,7(1) 9,11 (2) 10,11(1) 7,15 (8) 11,15 (4) 8,9,10,11 (1,2)

The minimal function F = x’y’z + w’xz’ + w’xy + xyz + wyz + wx’ Is it really the minimum ? No

The minimal function F = x’y’z + w’xz’ + w’xy + xyz + wyz + wx’ Is it really the minimum ? No All the three account for Minterms 7,15 – maybe we can dispose one of them?

Essential Primary Element x’y’z 1,9 XX w’xz’ 4,6 XX w’xy 6,7 XX Xyz 7,15 XX Wyz 11,15 XX Wx’ 8,9, 10,11 XXXX

Essential Primary Element x’y’z 1,9 XX w’xz’ 4,6 XX w’xy 6,7 XX Xyz 7,15 XX Wyz 11,15 XX Wx’ 8,9, 10,11 XXXX

Essential Primary Element x’y’z 1,9 XX w’xz’ 4,6 XX w’xy 6,7 XX Xyz 7,15 XX Wyz 11,15 XX Wx’ 8,9, 10,11 XXXX VV

Choosing the other Essential Primary Element x’y’z 1,9 XX w’xz’ 4,6 XX w’xy 6,7 XX Xyz 7,15 XX Wyz 11,15 XX Wx’ 8,9, 10,11 XXXX VVVVVVV

The minimal function is F = x’y’z + w’xz’ + wx’ + xyz