Equality Detector Module M5.1 Section 6.1. Equality Detector XNOR X Y Z Z = !(X $ Y) X Y Z 0 0 1 0 1 0 1 0 0 1 1 1.

Slides:



Advertisements
Similar presentations
Modulo-N Counters Module M10.4 Section 7.2.
Advertisements

Encoders Module M9.3 Section 6.3. Encoders Priority Encoders TTL Encoders.
Demultiplexers Module M6.4 Section 6.4. Demultiplexers YIN 1 x 4 DeMUX d0d1 Y0 Y1 Y2 Y3 Y0 Y1 Y2 Y3 d1d0 0 0 YIN YIN YIN
Shift Registers Module M11.1 Section 7.3.
Comparators Combinational Design.
ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices XOR, Parity Circuits, Comparators.
Lecture 3: Basic Aggregate Demand Model Goal: Determine equilibrium output Short-run A bit more complex than standard micro demand and supply – Feedback.
Magnitude Comparator Lecture L6.4 Section 6.1.
Binary Counters Module M10.3 Section 7.2. Counters 3-Bit Up Counter 3-Bit Down Counter Up-Down Counter.
Implementing Logic Gates and Circuits Discussion D5.1.
EE42/100 Fall 2005 Prof. Fearing 1 Week 14b/ Lecture 25 Dec. 1, 2005 Example Applications 1.Class D Audio Amplifier (phasors, opamp, MOSFET) 2. Atomic.
Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.
Chapter 6 Section 1 Introduction. Probability of an Event The probability of an event is a number that expresses the long run likelihood that an event.
The GAL16V8 PLD Module M2.1 Chapter 4. Basic PLD Structure.
Henry Hexmoor--SIUC One bit Equality Comparator XNOR X Y Z Z = !(X $ Y) X Y Z
Equality Detector Lecture L6.1 Section 6.1. Equality Detector XNOR X Y Z Z = !(X $ Y) X Y Z
Flip-Flops Module M10.2 Section 7.1. D Latch Q !Q CLK D !S !R S R X 0 Q 0 !Q 0 D CLK Q !Q Note that Q follows D when the clock in high, and.
Arbitrary Waveforms Module M10.5 Section 7.2. CLK DQ !Q CLK DQ !Q CLK DQ !Q Q0Q0.D Q1 Q2 Q1.D Q2.D s s s s3 0 1.
Multiplexers Module M6.1 Section 6.4. Multiplexers A 4-to-1 MUX TTL Multiplexer A 2-to-1 MUX.
WinCupl Module M2.2 Section 4.2. Experiment 2 CUPL Header.
Equality Detector Lecture L6.3 Section 6.1. Equality Detector XNOR X Y Z Z = !(X $ Y) X Y Z
Lab 1 Structure of a PLD Module M1.4 Experiment 1 (p. 40)
Implementing Digital Circuits Lecture L3.1. Implementing Digital Circuits Transistors and Integrated Circuits Transistor-Transistor Logic (TTL) Programmable.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Documentation Standards Circuit specification. –Description of what the system is supposed to do, including a description of all inputs and outputs and.
1 EE121 John Wakerly Lecture #4 Combinational-Circuit Synthesis ABEL.
1 Lecture #10 EGR 277 – Digital Logic Multiplexers (Data Selectors) A multiplexer (MUX) is a device that allows several low-speed signals to be sent over.
Operational Rule for Programming Programmable Logic Controllers.
2’s Complement 4-Bit Saturator Discussion D2.8 Lab 2.
Section 5.3 Solving Systems of Equations Using the Elimination Method There are two methods to solve systems of equations: The Substitution Method The.
Basic Logic Functions Chapter 2 Subject: Digital System Year: 2009.
Circuit Minimization.
Lab 2 Basic Gates in a PLD Module M2.3 Section 4.2 Experiment 2 (p. 63)
Comparators Combinational Design. Comparators Equality and Magnitude Comparators –CSE 171 (Designed using CUPL) TTL Comparators Comparator Networks Cascading.
Algebra 1 Section 5.3 Write the equation of a line given 2 points on the line Write the equation of the line that passes through the points (7,4) and (3,12)
This chapter in the book includes: Objectives Study Guide
Data representation How do we represent data in a digital system?
CSC205 Jeffrey N. Denenberg Lecture #5
Magnitude Comparator Module M5.2 Section 6.1.
Each I/O pin may be configured as either input or output.
Find the equation of the tangent line to the curve y = 1 / x that is parallel to the secant line which runs through the points on the curve with x - coordinates.
This chapter in the book includes: Objectives Study Guide
Algebra II Section 4.5a Complete the Square
Programmable Logic Devices
FPGA.
Generic Array Logic (GAL)
Getting Started with Vivado
Logic Gates.

Equation Review Given in class 10/4/13.

Data Distribution Board
Digital Fundamentals Tenth Edition Floyd Chapter 11.
مديريت موثر جلسات Running a Meeting that Works
Solving Percent Problem with Equations
Digital Logic.
Figure 6-1a. MOVFF Direct Addressing Opcode
Logic Gates.
Programmable Logic Devices
Electrical Characteristics Practice Problems #1
Data representation How do we represent data in a digital system?
a + 2 = 6 What does this represent? 2 a
PLD (Programmable Logic Device)
Magnitude Comparator Lecture L6.2 Section 6.1.
Equation Review.
Bell Work: Compare each fraction using <, =, or >
Find the y-intercept and slope
Algebra 1 Section 3.4.
Ratio and Proportion Section 7-1.
Implementing Logic Gates and Circuits
Presentation transcript:

Equality Detector Module M5.1 Section 6.1

Equality Detector XNOR X Y Z Z = !(X $ Y) X Y Z

4-Bit Equality Comparator FIELD A = [A0..3]; FIELD B = [B0..3]; FIELD C = [C0..3];

Bit Fields FIELD A = [A0..3]; FIELD B = [B0..3]; FIELD C = [C0..3]; A represents [A0, A1, A2, A3] B represents [B0, B1, B2, B3] C represents [C0, C1, C2, C3]

/******************************************************/ /* */ /* This is a 4-bit equality comparator */ /* using the ANDing of 4 XNOR gates */ /* */ /******************************************************/ /* Target Device: G16V8 */ /******************************************************/

C = !(A $ B) C0 = !(A0 $ B0) C1 = !(A1 $ B1) C2 = !(A2 $ B2) C3 = !(A3 $ B3)

Run WinCupl

.DOC File

4-Bit Equality Comparator

The GAL 16V GND Vcc I/CLK II/O I I I I I I I I/OE I/O GAL 16V8

Structure of the GAL 16V8 PLD

GA L 16V8 Feedback

4-Bit Equality Comparator End of.doc file

Question Expand the following CUPL equation for F: FIELD A = [A2..0]; FIELD B = [B2..0]; FIELD F = [F2..0]; F = !A & B;