Mixed Analog and Digital Circuit Boards for the ATLAS TRT Nandor Dressnandt, Godwin Mayers, Toni Munar, Mitch Newcomer, Rick Van Berg, Brig Williams University.

Slides:



Advertisements
Similar presentations
20/Oct./2000 CF IEEE NSS 2000 at Lyon,France 1 An MWPC Readout Chip for High Rate Environment Introduction ASIC Structure & Fabrication ASIC Evaluation.
Advertisements

Front-end electronics for the LPTPC  Connectors  Cables  Alice readout electronics  New developments  New ideas  Open questions Leif Jönsson Phys.
M.PEGORARO Grounding Workshop 24th Jan 08 DT GROUNDING & SHIELDING Presented by A. BENVENUTI.
Layer 0 Grounding Requirement in terms of noise performance Grounding/Shielding studies with L0 prototype Summary Kazu Hanagaki / Fermilab.
AR1FS Debugging Guide Critical Components Mitch Newcomer August
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
July 10, 2008 PHENIX RPC review C.Y. Chi 1 RPC Front End Electronics On chamber discriminator  The strips  The CMS discriminator chips  The discriminator.
Active Roof Repair Aids1 AR1FS Debugging Guide Critical Components Mitch Newcomer Feb 2005 **Note that this is a work in progress and will be updated from.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
GLAST LAT Readout Electronics Marcus ZieglerIEEE SCIPP The Silicon Tracker Readout Electronics of the Gamma-ray Large Area Space Telescope Marcus.
ATLAS TRT R. Van Berg, Sept. 2, ASDBLR & DTMROC Testing Production Run Completion Rick Van Berg for Gabe Hare, Mike Reilly.
B wheel Board Gain Differences Mitch Newcomer May 5, 2005.
Active Boards Grounding and Shielding at Penn Near Term Plan for Barrel Boards –In parallel to board layout verification Study /optimize / map noise with.
The LHCb Inner Tracker LHCb: is a single-arm forward spectrometer dedicated to B-physics acceptance: (250)mrad: The Outer Tracker: covers the large.
NA62 front end Layout in DM option Jan Kaplon/Pierre Jarron.
NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.
Mauro Raggi Status report on the new charged hodoscope for P326 Mauro Raggi for the HODO working group Perugia – Firenze 07/09/2005.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
Layout Considerations of Non-Isolated Switching Mode Power Supply
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
A multi-chip board for X-ray imaging in build-up technology Alessandro Fornaini, NIKHEF, Amsterdam 4 th International Workshop on Radiation Imaging Detectors.
SVX4 chip 4 SVX4 chips hybrid 4 chips hybridSilicon sensors Front side Back side Hybrid data with calibration charge injection for some channels IEEE Nuclear.
ATLAS Tracker Upgrade Stave Collaboration Workshop Oxford 6-9 February 2012 ABC 130 Hybrid.
Development of Readout ASIC for FPCCD Vertex Detector 01 October 2009 Kennosuke.Itagaki Tohoku University.
Segway Controller Notes. = connection on top layer of circuit board = connection on bottom layer of circuit board Ground Plane: Areas enclosed by the.
W. EbensteinDOE Review Duke UniversitySeptember 1999 TRT Barrel Cooling: Electronics  Motivation: u Overheating of electronics causes premature failure.
PCB Layout Introduction
Experience with the MVD Living around the beam pipe Components, connections, signals, systems Hubert van Hecke - Los Alamos.
CVD PCB, first steps. 15 mm 25 mm Chip area. No ground plane underneath the chip. Bulk isolated => only one ground line Power lines Connector: 11,1mm*2,1mm:
A 72 Channel 125 MSPS Analog-to-Digital Converter Module for Drift Chamber Readout for the GlueX Detector G. Visser 1, D. Abbot 2, F. Barbosa 2, C. Cuevas.
PCB Layout Introduction
1 Hall D Drift Chamber ElectronicsFJ Barbosa Drift Chamber Review6-8 March 2007 Electronics for CDC and FDC Hall D 1.Motivation 2.ASIC Development 3.Preamp.
Mini MMFEMini MMFE Dan Tompkins 12/2013. Block Diagram VMM1 64x analog in Protection Networks Analog Out TTP/TOT ART VDDD VDD VDDP Readout Dan Tompkins.
V. Cindro, Jožef Stefan Institute, Ljubljana, Slovenia DAQ, DCS, Power Supply and Cables Review CERN, March Electrical PP1 Basic features Electrical.
Leo Greiner IPHC DAQ Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR.
PXL Cable Options LG 1HFT Hardware Meeting 02/11/2010.
Two-stage amplifier status test buffer – to be replaced with IRSX i signal recent / final (hopefully) design uses load resistor and voltage gain stage.
Michał Dwużnik, for the SCT collaboration
CARDIAC meeting – 30 Sept 05 M3R3-M5R3-M5R4 FEE status.
Grounding Guidelines Developed for LBNE
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
Front End Board (16 channels) Superlayer Cross Section Frontend Enclosure HV cap board HV cap Board Signals from chamber wires go to HV cap board to be.
P. Aspell CERN April 2011 CMS MPGD Upgrade …. Electronics 2 1.
We really need to check all the results showed. We change the GEM from the fully-well-shielded to the less shielded one (top- bottom-fan out with aluminum)
Getting faster bandwidth HervéGrabas Getting faster bandwidth - Hervé Grabas1.
Proposal for LST-based IFR barrel upgrade Roberto Calabrese Ferrara University Workshop on IFR replacement, SLAC, 11/14/2002.
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
Power Line Communication for Hybrid Power/Signal Pin SOC Design CK Cheng CSE Dept, UC San Diego.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
Update on works with SiPMs at Pisa Matteo Morrocchi.
Basics of Bypass Capacitor, Its Functions and Applications.
27/01/2004 az Proto Outer Tracker Front-End Tests 1 EFNI H K Test results of the Prototype Outer Tracker Front-End Box Ad Berkien Tom Sluijk Albert Zwart.
HF ROBOX PRR3 Apr 2003E. Hazen HF Front-End Electronics ● System Description – Overview – PMT Board, ROBOX, Patch Panel – Signal Cable, Front-end boards.
Noise & Grounding Andrei Nomerotski (U.Oxford) 17 July 2007.
Power Distribution Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
KLOE II Inner Tracker FEE
Calorimeter Mu2e Development electronics Front-end Review
High-Speed Serial Link Layout Recommendations –
Present Read Out Chain for the PANDA Barrel DIRC
Iwaki System Readout Board User’s Guide
DCH FEE 28 chs DCH prototype FEE &
Meeting on Services and Power Supplies
Automotive Hotrod and Wettable Flanks Packaging Advancements
Overview of T1 detector T1 is composed by 2 arms
BESIII EMC electronics
High Rate Photon Irradiation Test with an 8-Plane TRT Sector Prototype
Pre-installation Tests of the LHCb Muon Chambers
RPC Front End Electronics
PHENIX forward trigger review
Presentation transcript:

Mixed Analog and Digital Circuit Boards for the ATLAS TRT Nandor Dressnandt, Godwin Mayers, Toni Munar, Mitch Newcomer, Rick Van Berg, Brig Williams University of Pennsylvania Bjorn Lundberg Lund University Thurston Chandler, Colin Gay Yale Curt Baxter University of Indiana

NSS TRT Physical Layout Barrel End Cap Wheel Electronics Readout on Tread Barrel Readout in 2.5cm Crack

NSS Full Readout With Custom ASICS Low Level Differential Ternary Output (200uAStep) ASDBLR  DTMROC LVDS (like) Clock/Control/Data Chip to Back End 16 Channel Readout ASIC Triplet

NSS Barrel TRT Module End HV Connector Arrays of 16 Straw Wire Anodes + 6 (AC coupled) Cathode Ref Barrel Support Frame Straw wire Density 30mm 2 / straw 2X the density of Wheel

NSS Stamp Board Approach Stamp FLEX Boards Kapton Connection Inputs from straw wires Output Roof Connector DTMROC in TQFP Chip on Board ASDBLR’s 16 Channel ASIC triplet Readout Cathode Reference Low Manufacturing Yield

NSS ASIC Packaging Custom Fine Pitch Ball Grid Arrays ASDBLR 8channel ASDBLR 8channel 16 Channel DTMROC 7.2 X 9.6mm 11X13mm

NSS Stamp Board Threshold Scans Large Channel to Channel Variations due to Clock pickup # Hits in 75ns Gate Increasing Thresold

NSS External currents added in signal return path can seriously corrupt straw signal. Signal Return Path ASD Preamp  Agnd  Connector pins  Straw reference Plane  HV CAP  Straw Cathode Ideal Signal Return These currents may be redirected over a large area by adding a low impedance network of conductors at the end of the module. Other Conductors Cable Shield currents, Dgnd bounce noise

NSS Single Analog and Digital Board Approach Module 1 Small Triangle (one of 16 Custom Barrel Designs) Data Cable Connector (Unstuffed) DTMROC ASICS Top Side Digital Under side Analog ASDBLR ASICS underside Straw Pin  Floating Contact (NAIS) Connector Input Protection Board(s) 16 Straw modularity 1 of 10 Boards Shown Power Access along All Edges to Analog GND Encloses Detector Ends

NSS First try at A and D Board Hopeful but not very good. Clock pickup between supplies. Poor access to board grounds at the top of the board. Line over line differential clock / control routing near inputs. Trial areas where different routing techniques were studied. It did provide an essential case study to justify effects of various design techniques that otherwise would be simple speculation. Motivates Common Sense Design Rules: Separate Analog and Digital Power Domains. Maximize distance between Digital and layers and Analog power layers (lower Capacitance between domains). A and D Grounds join at board edges with small resistance at many locations (Current Flow Control). Blind Vias for Analog inputs and Digital clock, data and control.

NSS Second A and D Barrel Board 90% of channels work acceptably. 1 – 2 channels per location exhibit serious clock pickup noise. Cause  Blind vias from inputs poking through Board shield layers. Straw Input Side with first inner layer Loc #3

NSS Problem Location (#3) Position 3 Active Roof for Module 2 50% Threshold in DAC Counts Beam Clock Syncronous Time Bin 3.1ns /Bin 75ns total Width 50% occupancy threshold by time 3.1ns bin

NSS AR2FS Location #3 Layer 14 Component Side Input Connector ASDBLR

NSS AR2FS Location #3 Layers 14 and 12 (analog side) Input Connector ASDBLR Side by side input traces under connector layer 12

NSS AR2FS Location #3 Layers 12, 14, and 1 (DTMROC side)

NSS AR2FS Location #3 Layers 14, 12, and 1 Clock vias Highlighted

NSS AR2FS Location #3 Layers 14, 12, 1, and 4 Clock vias Highlighted

NSS AR2FS Location #3 Layers 14, 12, 1, and 4 Clock vias, Line 11 Highlighted Measured Clock Pickup Threshold 50% min-max 100 DAC Cnts Ch #7

NSS AR2FS Location #3 Layers 14, 12, 1, and 4 Clock vias, Lines 11, 14, and 15 Highlighted Measured Clock Pickup Threshold 50% min-max 180 DAC cnts Ch #9

NSS AR2FS Location #3 Layers 14, 12, 1, and 4 Clock vias, Lines 11, 14, and 15 Highlighted Line 5 Highlighted in Light Gray Measured Clock Pickup Threshold 50% min-max 35 DAC Cnts Ch #3

NSS Board Injection Capacitance Analog Blind Via to Digital Clk Trace End of via layer 6 to nearby trace layer 4  250um separation. Measured “via to trace” clock Injection charge. Min-Max/2 = 35cnts ~ 1.5fC Clock edge amplitude ~ 150mV C = Q inj / V clock = 10fF

NSS Improved AR Board Design Stackup 1.Component Signal w Gndd Area fill - Gnda at edges 2.Signal 3.Vdd 4.Gndd 5.Signal - Gnda ring at board edge. 6.Signal (desperation layer) no clocked signals Gnda ring at board edge. 7.Empty 8.Vee (-3V) 9.Gnda ( Shields inputs from Digital side.) 10.Vcc ( Open under inputs to reduce capacitance) 11.Signal ( threshold test pulse etc.) Gnda Area fill with slots under inputs 12.Input Signal with Gnda Area fill 13.Gnda 14.Analog Components, Signal, Gnda Area fill Blind vias

NSS Visualization of AR Board Shield Layers Power Curt Baxter IU Digital Domain Clk/ Control Vdd Gndd Gnda Vee Vcc Analog Signal

NSS Active Roof Layout Side View Single Site (visualization) Input Shield

NSS Present Performance On Detector Threshold AR 1 Scans

NSS Latest Board Test Results(AR1FL) 300 KHz Rate Threshold by location and channel We are Awaiting the Edge Plated and improved GNDA Version Target Threshold ~2fC

NSS Summary of our Approach Separate Analog and Digital Domains vertically. Merge Grounds but Control Current flow. Shield inputs with analog ground plane. Minimize capacitance of input traces to other internal board layers. Complete shield of end of detector with analog ground. Encourage Digital energy to radiate away from Analog side. Keep clock /control/data above Vdd. Use board thickness to reduce capacitive coupling between Analog and Digital power planes. Use low level differential clock/control/data for off chip communication. We should note that these boards present a challenge to the board mfgrs Used so far. Not impossible but both expensive and often late in arrival.

NSS Estimating Required Vdd Filter Capacitance Assume 40MHz Clocked devices on DTMROC must be filtered locally to at least 1mV using local capacitance. AR1FL Vdd current measurements clock “on” “off” Vdd Current 1.1A 0.89A Difference current by chip – 19.1mA

NSS Determining Filter Capacitance

NSS DTMROC Vdd filtering Model of Clocking Current (mostly on DTMROC) 40 Mhz Bx ~ 200pF “on Chip” Aggregate clocked Capacitance Vdd Gndd Assume 1.5ns Switching Peak current ~300mA

NSS AR board Vdd filtering Bigger Picture Vdd Gndd L-R-C Power Cable AR board DTMROC’s Each DTMROC ΔQ = 200pF * 2.5V Choose Filter Cap s.t. ΔV (supply open) = 1mV C filter = ΔQ / 1mV = 0.5μF

NSS Vdd (Layer 3) – Gndd (Layer 4) Scope Measurements 2 -.2uF caps / DTMROC 6 -.2uF caps / DTMROC 7mV peak – Peak 2.3mV RMS 17mV peak – Peak 5mV RMS Via impedance limits Improvement here.