University of California, Irvine D. Hawkins, A. Lankford, M. Medve, S. Pier, M. Schernau, S. Shim, D. Stoker Brookhaven National Laboratory A. Gordeev,

Slides:



Advertisements
Similar presentations
The LAr ROD Project and Online Activities Arno Straessner and Alain, Daniel, Annie, Manuel, Imma, Eric, Jean-Pierre,... Journée de réflexion du DPNC Centre.
Advertisements

CMS Week Sept 2002 HCAL Data Concentrator Status Report for RUWG and Calibration WG Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
Chapter 9 Bootloader. Dr. Naim Dahnoun, Bristol University, (c) Texas Instruments 2002 Chapter 9, Slide 2 Learning Objectives  Need for a bootloader.
DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)
Ruben Carcagno - 5/3/2005 Simcon 2.1 DESY FPGA SIMulator and CONtroller Overview.
26 February 2002ATLAS Muon Electronics Meeting1 MROD: the MDT Read Out Driver Status of MROD-1 Prototype Adriaan König University of Nijmegen.
ISOC Peer Review - March 2, 2004 Section GLAST Large Area Telescope ISOC Peer Review Test Bed Terry Schalk GLAST Flight Software
29 January 2004Paul Dauncey - CALICE DAQ1 UK ECAL Hardware Status David Ward (for Paul Dauncey)
Detailed Technical Feature Presentation Background Information The Importance of Software Software Roadblocks Development Environment DSP Development Cycle.
1 ROD US ATLAS FDR, ROD Overview Atlas Wisconsin Group Khang Dao, Damon Fasching, Douglas Ferguson, Owen Hayes, Richard Jared, John Joseph, Krista Marks,
28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky TIM OVERVIEW1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
Bringing your technology to life…
Emulator System for OTMB Firmware Development for Post-LS1 and Beyond Aysen Tatarinov Texas A&M University US CMS Endcap Muon Collaboration Meeting October.
Brookhaven Science Associates U.S. Department of Energy 1 LECC2005 Advanced Front End Signal Processing Electronics for ATLAS CSC System: Status and post.
Status of the CSC Track-Finder Darin Acosta University of Florida.
Ethernet Based Embedded IOC for FEL Control Systems J. Yan, D. Sexton, Al Grippo, W. Moore, and K. Jordan ICALEPCS 2007 October 19, 2007 Knoxville Convention.
CSC EMU Muon Sorter (MS) Status Plans M.Matveev Rice University August 27, 2004.
A PCI Card for Readout in High Energy Physics Experiments Michele Floris 1,2, Gianluca Usai 1,2, Davide Marras 2, André David IEEE Nuclear Science.
N from what language did C++ originate? n what’s input, output device? n what’s main memory, memory location, memory address? n what’s a program, data?
CMX status and plans Yuri Ermoline for the MSU group Level-1 Calorimeter Trigger Joint Meeting CERN, October 2012,
GLAST LAT ProjectDOE/NASA Peer Review, March 19-20, 2003 GLAST Large Area Telescope: Electronics, Data Acquisition & Instrument Flight Software Flight.
Stepper Motor Control, PLC vs VME Herb Strong, Pam Gurd Spallation Neutron Source Oak Ridge National Laboratory October 17, 2007.
28/03/2003Julie PRAST, LAPP CNRS, FRANCE 1 The ATLAS Liquid Argon Calorimeters ReadOut Drivers A 600 MHz TMS320C6414 DSPs based design.
Instrumentation DepartmentCCLRC Rutherford Appleton Laboratory28 March 2003 FED Project Plan 2003 FED Project aiming to satisfy 2 demands/timescales: Module.
Upgrade to the Read-Out Driver for ATLAS Silicon Detectors Atlas Wisconsin/LBNL Group John Joseph March 21 st 2007 ATLAS Pixel B-Layer Upgrade Workshop.
FDR of the End-cap Muon Trigger Electronics 1/Mar./04 1 Hi-pT Board Hi-pT ASIC Board Type Endcap-wire Endcap-Strip Forward Chikara Fukunaga (TMU)
Development of UW Pixel DAQ System Final Report : Winter 2015 Jimin Kim University of Washington Department of Mathematics/Physics March 20 th 2015.
8/18/2004E. Monnier - CPPM - ICHEP04 - Beijing1 Atlas liquid argon calorimeter status E. Monnier on behalf of the Atlas liquid argon calorimeter group.
Status of the STT Motherboard Testing Evgeny Popkov Boston University 5 Jan
18 March 2002 All Experimenters’ Meeting Alan L. Stone Louisiana Tech University 1 DØ Status: 03/11 – 03/18 Week integrated luminosity –1.1 pb -1 delivered.
June 6, 2001 Paul O’Connor, BNL ATLAS Cathode Strip Chambers.
CF 16/Feb/20031 H8 Beam Test in 2003 ─ Preparation status TGC-Japan electronics group.
DOE/NSF Review of U.S. ATLAS May 21-23, 2003 CSC Mechanics and Electronics Paul O’Connor Tom Muller BNL May 22, 2003.
12 September 2006Silicon Strip Detector Readout Module J. Hoffmann SIDEREM SIlicon Strip DEtector REadout Module.
GAN: remote operation of accelerator diagnosis systems Matthias Werner, DESY MDI.
TDAQ Experience in the BNL Liquid Argon Calorimeter Test Facility Denis Oliveira Damazio (BNL), George Redlinger (BNL).
ATLAS TDAQ RoI Builder and the Level 2 Supervisor system R. E. Blair, J. Dawson, G. Drake, W. Haberichter, J. Schlereth, M. Abolins, Y. Ermoline, B. G.
Plans to Test HBD Prototype in Run 6 Craig Woody BNL DC Meeting March 8, 2006.
New DAQ at H8 Speranza Falciano INFN Rome H8 Workshop 2-3 April 2001.
1 Tracker Software Status M. Ellis MICE Collaboration Meeting 27 th June 2005.
Level-1 Trigger Commissioning Status A.Somov Jefferson Lab Collaboration Meeting, May 10, 2010.
Preparations to Install the HBD for Run 6 Craig Woody BNL PHENIX Weekly Meeting January 26, 2006.
T0 DCS Status DCS Workshop March 2006 T.Karavicheva on behalf of T0 team.
GlueX Collaboration May05 C. Cuevas 1 Topics: Infrastructure Update New Developments EECAD & Modeling Tools Flash ADC VXS – Crates GlueX Electronics Workshop.
July 10, 2001 Status Report of the ROD Testing at BNL Kin Yip Activity update of the ROD system at BNL: DAQ-1 with trigger controller Data corruption testing.
Evelyn Thomson Ohio State University Page 1 XFT Status CDF Trigger Workshop, 17 August 2000 l XFT Hardware status l XFT Integration tests at B0, including:
17 Apr 2002 MCLARG Electronics Meeting News HEC Preshaper PRR passed on Thursday Apr 11 LECC02 (Workshop on LHC Electronics) will be held in Colmar, France.
NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 1 Data Compression Module ( DCM ) Tong-Long Fu Laboratory of RF-MW Photonics, Department.
The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.
ECAL electronics schedule JFMAMJJASONDJFMAM Prototype 2 boards Design Layout Fabrication and assembly Testing, including VFE prototype tests Production.
DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University
ATLAS Pre-Production ROD Status SCT Version
Injectors BLM system: PS Ring installation at EYETS
DAQ for ATLAS SCT macro-assembly
The ELENA BPM System. Status and Plans.
University of California, Los Angeles Endcap Muon Purdue
ATLAS L1Calo Phase2 Upgrade
Quick Start Guide for Visual Studio 2010
John Lane Martin Postranecky, Matthew Warren
Trigger M&O Progress -- Florida, Rice, UCLA, Wisconsin
Regional Cal. Trigger Milestone: Production & Testing Complete
UK ECAL Hardware Status
M. Krivda for the ALICE trigger project, University of Birmingham, UK
Tracker Software Status
Status of muon monitor R&D and construction
Control requirements from sub-detectors Results of the ECS to front-end interface questionnaire André Augustinus 18 May 2000.
DCM II DCM II system Status Chain test Schedule.
FED Design and EMU-to-DAQ Test
Presentation transcript:

University of California, Irvine D. Hawkins, A. Lankford, M. Medve, S. Pier, M. Schernau, S. Shim, D. Stoker Brookhaven National Laboratory A. Gordeev, V. Gratchev, S. Junnarkar, A. Kandasamy, P. O’Connor, V. Polychronakos, V. Tcherniatine Cathode Strip Chambers

DSP Module

Testing in the Lab PC-based National Instruments VME interface Microsoft Visual C++ PC-DAQ Joint test of On-Chamber electronics DSP debugging with Texas Instruments Code Composer Studio

ROD Facts Number of RODs:16 in initial stage, 32 final stage Number of ROD crates: 2 One partition per endcap Fragment size: 200 Bytes (with safety factor of 5) Input bandwidth: 1.1 Gbytes/s/ROD Output bandwidth: 20 Mbytes/s/ROD Reset times: 3 s Powerup from Flash memory

Configuration data size FPGA: 1.5 Mbytes per ROD DSP: 1 Mbyte per ROD Calibration constants: 9.6 kBytes per ROD To be loaded over VME backplane

Future Plans Fully functional ROD ready for production at the end of 2003 Flexible output format due to DSP code written in C Continue ROD DSP software development Want two ROD crates and RCCs by March 2003 for software development and system integration tests

Future Plans Beam test in 2003 possible We expect a combined test beam run with other detectors in 2004 Use in precommissioning of small wheels on surface during late 2005 possible Installation in USA15 scheduled for May 2006

Feedback: Privacy Policy Feedback
Do Not Sell My Personal Information
About project: SlidePlayer Terms of Service

© 2025 SlidePlayer.com. Inc. All rights reserved.