TK2633 8085 Memory Interface DR MASRI AYOB. 2 Requirement and memory structure There are two types of memory: –RAM: read and write –ROM: read only Figure.

Slides:



Advertisements
Similar presentations
Decoding Circuits Made by Adham Barghouti
Advertisements

8085 Microprocessor Architecture – Demultiplexing the AD7-AD0
Registers and Decoder.
Parul Polytechnic Institute
The Intel 8255 Programmable Peripheral Interface chip is used to give the microprocessor (8088) access to programmable input/ output devices. It has three.
VHDL 8 Practical example
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Programmable Logic PAL, PLA.
Microprocessor Dr. Rabie A. Ramadan Al-Azhar University Lecture 4.
Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
Memory & IO Interfacing to CPU
Microprocessor System Design. Outline Address decoding Chip select Memory configurations.
Programmable Interval Timer
TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.
Chapter 2 Microprocessor Architecture
The 8085 Microprocessor Architecture
The 8085 Microprocessor Architecture. Contents The 8085 and its Buses. The address and data bus ALU Flag Register Machine cycle Memory Interfacing The.
Introduction to Chapter 12
MEMORY ORGANIZATION Memory Hierarchy Main Memory Auxiliary Memory
ECE 301 – Digital Electronics Memory (Lecture #21)
FIGURE 7-24 Memory map for the 8088 interface in Figure 7-22 and decoder in Figure The 64K SRAM is mapped to the address range E0000H to EFFFFH.
Memory Devices Wen-Hung Liao, Ph.D..
I/O Subsystem Organization and Interfacing Cs 147 Peter Nguyen
TK I/O Peripherals Interface DR MASRI AYOB.
Engineering 4862 Microprocessors Lecture 26 Cheng Li EN-4012
Microcontroller based system design
Logic Device and Memory. Tri-state Devices Tri-state logic devices have three states: logic 1, logic 0, and high impedance. A tri-state device has three.
1 The 8051 Microcontroller and Embedded Systems CHAPTER INTERFACING TO EXTERNAL MEMORY.
University of Tehran 1 Microprocessor System Design Omid Fatemi Memory Interfacing
8088 I/F with basic IO, RAM and 8255
Microprocessor Address Decoding.
ECE 371 Microprocessor Interfacing Unit 4 - Introduction to Memory Interfacing.
Address Decoding Memory/IO.
BASIC INPUT AND OUTPUT INTERFACING.  8085A communicate with outside world using the I/O devices.  Since memory and I/O devices share the system bus,
Memory interface Memory is a device to store data
HARDWARE ARCHITECTURE
Memory Interface A Course in Microprocessor Electrical Engineering Dept. University of Indonesia.
Khaled A. Al-Utaibi  Memory Interface and the 3 Buses  Interfacing the 8088 Processor  Interfacing the 8086 Processor  Interfacing.
8254 Timer.
Computer Architecture Lecture 6 by Engineer A. Lecturer Aymen Hasan AlAwady 1/12/2013 University of Kufa - Informatics Center for Research and Rehabilitation.
CIT 673 Created by Suriyong1 Micro controller hardware architechture.
Introduction to Microprocessors - chapter3 1 Chapter 3 The 8085 Microprocessor Architecture.
Basic I/O Interface Fixed Address Variable Address
Memory Interface Every µP-based system has a memory system. All systems contain two types of memories.  Read-Only Memory (Volatile Memory)  Random Access.
Wnopp Memory device Introduction n Memory Cell n Memory Word n Byte n Capacity n Address n Read Operation n Write Operation n Access Time n Volatile.
INTRODUCTION TO MICROPROCESSOR. Do you know computer organization? Arithmetic Logic Unit Memory Output Input Control Unit.
Memory Systems 3/17/ Memory Classes Main Memory Invariably comprises solid state semiconductor devices Interfaces directly with the three bus architecture.
Objectives : At the end of this lesson, students should be able to : i.Identify the types of memory chip and their functions. ii.Define the difference.
AHMEDABAD INSTITUTE OF TECHNOLOGY
MICROPROCESSOR AMARTYA ROY-72 ANGSHUMAN CHATTERJEE-80 ASHISH LOHIA-70 MOLOY CHAKRABORTY-60.
발표자 : 이재신 발표 일시 : Chapter 2 Hardware Fundamentals for the Software Engineer The embedded-systems software engineer must often understand.
B ASIC I NTERFACING C ONCEPTS ( CONT.) L ECTURE 2 Gunjeet Kaur Dronacharya Group of institutions.
Programmable Logic Devices
8255 Programmable Peripheral Interface
Homework Reading Tokheim, Chapter 12-1 through 12-4.
Class Exercise 1B.
The 8085 Microprocessor Architecture
Logic Devices. Decoder 2-to-4 Decoder 3-to-8 Decoder.
Digital Logic & Design Dr. Waseem Ikram Lecture 39.
Memory Interfacing.
Memory Systems 7/21/2018.
The 8085 Microprocessor Architecture
Interfacing 64Kb EPROM with 8085
Dr. Rabie A. Ramadan Al-Azhar University Lecture 5
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
Chapter 11 Sequential Circuits.
Interfacing Memory Interfacing.
The 8051 Microcontroller and Embedded Systems
Programmable Peripheral Interface
The 8085 Microprocessor Architecture
Presentation transcript:

TK Memory Interface DR MASRI AYOB

2 Requirement and memory structure There are two types of memory: –RAM: read and write –ROM: read only Figure 1a shows the R/W memory chip: –2048 (2k) size. –8 bit data input line and 8 bit data output line. –11 address lines, A 0 -A 10, –one chip select, CS. –RD: enable output buffer (penimbal keluaran). –WR: enable input buffer (penimbal masukan). –The internal decoder is used to decode the internal memory address.

3 Requirement and memory structure Figure 1

4 Requirement and memory structure Figure 1b shows the typical diagram of EPROM (Erasable Programmable ROM): –4096 (4k) size. –A quartz window on it, that use to receive direct UV light to erase programme. –8 bit data output line. –12 address lines, A 0 -A 11, –one chip select, CS. –RD: enable output buffer (penimbal keluaran). –The internal decoder is used to decode the internal memory address. The technique to interface R/W and EPROM is the same except the EPROM does not require WR control signals. When the chip is programmed, the quartz window has to be covered to avoid accidental program erase.

5 Basic concept of interfacing memory chip. The basic function of memory interfacing is that the μp should be able to read from and/or write into memory chip. Therefore the μp has to: –Be able to select certain memory chip. –Identify memory location through memory address. –Enable input or output buffer as to read or write to the memory.

6 Basic concept of interfacing memory chip. A few basic steps to undertake in chip interface design are: –Connect certain address lines from address bus of μp to address lines at memory chip. –Decode the rest of the address lines to generate Chip Select signal. –Generate control signals MEMR and MEMW.

7 Decoding the address lines Figure 2 shows two techniques to decode address lines: –Using the NAND gates. –Using the 3-to-8 decoder. The output of NAND gate can be activated when all the input A 12 -A 15 is at logic 1.

8 NAND or Decoder Figure 2

9 Decoding the address lines Using the 3-to-8 (74LS138) decoder: –combining the input A 12 -A 14 to obtain output at O 7 when A 12 = A 13 = A 14 =1. –The enable pins E 1 and E 2 are enabled by grounding them and the A 15 digital signal should be at logic 1 to enable the E 3.

10 74LS138 3-to-8 Line Decoder

11 Memory interface Figure 3

12 Reading and decoding address lines

13 Address Decoding Referring to figure 3: –the logic combination at address A 15 -A 12 must have logic 0000 to activate the Chip Enable, –and the address A 11 -A 0 can have all logic combinations either 0 or 1. –Therefore the range of address for this chip is 0000H until 0FFFH; A 15 A 14 A 13 A 12 A 11 A 10 A 9 A 8 A 7 A 6 A 5 A 4 A 3 A 2 A 1 A Chip EnableRegister Select

14 Address Decoding 2K RAM Address Range?

15 Address Decoding Address Range ? Note: A11 is not used for RAM. ROM RAM

16 Address Decoding

17 Address Decoding Address Range?

18 Thank you Q&A