Si and Ge NW FETs, NiSi-Si-NiSI conductor hetero-structures and manufacturing steps Csaba Andras Moritz Associate Professor University of Massachusetts,

Slides:



Advertisements
Similar presentations
MICROWAVE FET Microwave FET : operates in the microwave frequencies
Advertisements

Nanoscience, Nanotechnology and Nanomanufacturing Exciting new science and technology for the 21st century.
by Alexander Glavtchev
Metal Oxide Semiconductor Field Effect Transistors
ECE 6466 “IC Engineering” Dr. Wanda Wosik
Carbon nanotube field effect transistors (CNT-FETs) have displayed exceptional electrical properties superior to the traditional MOSFET. Most of these.
Graphene & Nanowires: Applications Kevin Babb & Petar Petrov Physics 141A Presentation March 5, 2013.
Roadmap of Microelectronic Industry. Scaling of MOSFET Reduction of channel length L  L/α Integration density  α 2 Speed  α; Power/device  1/α 2 Power.
TECHNIQUES OF SYNTHESIZING CARBON NANOTUBE FETS FOR INTEGRATED CIRCUITS GAO, Feng S.I.D
J-FET (Junction Field Effect Transistor) Introduction The field-effect transistor (FET) controls the current between two points but does so differently.
Basic Electronics Ninth Edition Basic Electronics Ninth Edition ©2002 The McGraw-Hill Companies Grob Schultz.
Optimization of Carbon Nanotube Field-Effect Transistors (FETs) Alexandra Ford NSE 203/EE 235 Class Presentation March 5, 2007.
CMOL vs NASICs T. Wang University of Massachusetts, Amherst September 29, 2005.
CMOL: Device, Circuits, and Architectures Konstantin K.Likharev and Dmitri B. Strukov Stony Brook University 697GG Nano Computering Fall 2005 Prepared.
Xlab.me.berkeley.edu Xlab Confidential – Internal Only EE235 Carbon Nanotube FET Volker Sorger.
Carbon Nanotube Memory Yong Tang 04/26/2005 EE 666 Advanced Solid State Device.
NanoPLA Overview Yao Guo Oct 6, Semiconducting Nanowires Few nm’s in diameter (e.g. 3nm) –Diameter controlled by seed catalyst Can be microns long.
The metal-oxide field-effect transistor (MOSFET)
Project Overview: Nanoscale Application Specific ICs (NASIC) and Wire-Streaming Processors (WiSP) Csaba Andras Moritz Associate Professor University of.
Array-Based Architecture for FET-Based, Nanoscale Electronics André DeHon 2003 Presented By Mahmoud Ben Naser.
Diodes Properties of SWNT Networks Bryan Hicks. Diodes and Transistors An ever increasing number in an ever decreasing area.
NanoPLAs Mike Gregoire. Overview ► Similar to CMOS PLA (Programmable Logic Array) ► Uses NOR-NOR logic to implement any logical function ► Like other.
Nanoscale memory cell based on a nanoelectromechanical switched capacitor EECS Min Hee Cho.
Emerging Nanotechnology Devices
MOS Capacitors ECE Some Classes of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor ▫ MOSFET, which will be the type that.
Introduction Integrated circuits: many transistors on one chip.
Lecture 19 OUTLINE The MOSFET: Structure and operation
Transistors Three-terminal devices with three doped silicon regions and two P-N junctions versus a diode with two doped regions and one P-N junction Two.
Field-Effect Transistor
Qualitative Discussion of MOS Transistors. Big Picture ES220 (Electric Circuits) – R, L, C, transformer, op-amp ES230 (Electronics I) – Diodes – BJT –
ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.
VFET – A Transistor Structure for Amorphous semiconductors Michael Greenman, Ariel Ben-Sasson, Nir Tessler Sara and Moshe Zisapel Nano-Electronic Center,
FEC DeHon Nanowire-Based Computing Systems André DeHon In collaboration with Helia Naeimi, Michael Wilson, Charles Lieber,
Building Cad Prototyping Tool for Emerging Nanoscale Fabrics Catherine Dezan Joined work between Lester( France.
G.K.BHARAD INSTITUTE OF ENGINEERING DIVISION :D (C.E.) Roll Number :67 SUBJECT :PHYSICS SUBJECT CODE : Presentation By: Kartavya Parmar.
Chemistry XXI M2. Inducing Electron Transitions. M1. Controlling Electron Transfer Analyze electron transfer between coupled systems. Explore the effect.
Tamer Ragheb ELEC 527 Presentation Rice University 3/15/2007
Integrated Circuit Devices Professor Ali Javey Summer 2009 MS Junctions Reading: Chapter14.
UT Oct DeHon Sub-lithographic Semiconductor Computing Systems André DeHon In collaboration with Helia Naeimi, Michael Wilson,
1 Integrated Circuits Basics Titov Alexander 25 October 2014.
Semiconductor Devices In a typical audio system, diodes are used in the power supply to create a dc voltage from the ac voltage present at the wall socket.
IC Process Integration
Limitations of Digital Computation William Trapanese Richard Wong.
Class 02 DICCD Transistors: Silicon Transistors are built out of silicon, a semiconductor Pure silicon is a poor conductor (no free charges) Doped.
Text Book: Silicon VLSI Technology Fundamentals, Practice and Modeling Authors: J. D. Plummer, M. D. Deal, and P. B. Griffin Class: ECE 6466 “IC Engineering”
Field Effect Transistor. What is FET FET is abbreviation of Field Effect Transistor. This is a transistor in which current is controlled by voltage only.
Graduate Attributes (Southern Cross University, Australia) The graduates of the University are expected to develop the following during their programmes:
ES050 – Introductory Engineering Design and Innovation Studio 1 ECE Case Study Accelerometers in Interface Design – Part II Prof. Ken McIsaac
Transistors & Semiconductors. Transistor Amplifying Switch – Current to base enables current from emitter to collector – Base requires small amount of.
Fundamental concepts of integrated-circuit technology M. Rudan University of Bologna.
Carbon nanotube is a magic material. The unique structure brings it amazing characteristics. Lots of people believe that the usage of carbon nanotube will.
Introduction to Transistors
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
MOS Capacitors UoG-UESTC Some Classes of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor ▫ MOSFET, which will be the.
March 3rd, 2008 EE235 Nanofabrication, University of California Berkeley Hybrid Approach of Top Down and Bottom Up to Achieve Nanofabrication of Carbon.
Introduction to semiconductor technology. Outline –6 Junctions Metal-semiconductor junctions –6 Field effect transistors JFET and MOS transistors Ideal.
CMOS FABRICATION.
Chieh Chang EE 235 – Presentation IMarch 20, 2007 Nanoimprint Lithography for Hybrid Plastic Electronics Michael C. McAlpine, Robin S. Friedman, and Charles.
Ali Javey, SungWoo Nam, Robin S.Friedman, Hao Yan, and Charles M. Lieber Ting-Ta Yen.
Nanoscale Schottky Barrier Measured Using STM Peter Bennett, Arizona State University, DMR The current-voltage (I-V) behavior of nanoscale metallic.
Fatemeh (Samira) Soltani University of Victoria June 11 th
Transistors According to Dictionary.com a transistor is:
J-FET (Junction Field Effect Transistor)
Lecture L ECE 4243/6243 Fall 2016 UConn F
Revision CHAPTER 6.
by Alexander Glavtchev
Nanowire Gate-All-Around (GAA) FETs
Top-down and Bottom-up Processes
Synthesis and Applications of Semiconductor Nanowires
Presentation transcript:

Si and Ge NW FETs, NiSi-Si-NiSI conductor hetero-structures and manufacturing steps Csaba Andras Moritz Associate Professor University of Massachusetts, Amherst

Copyright - Csaba Andras Moritz, ECE, UMass Amherst 2 From Nanodevices to Nano Computing Lauhon et al., Nature 420,57 Carbon Nanotubes (CNT) Semiconductor Nanowires (NW) Nanoarray Transistors or Diodes Nanocircuit Nanocomputing

Copyright - Csaba Andras Moritz, ECE, UMass Amherst 3 Nanowires From Lieber, Nanoscience: Building a Big Future

Copyright - Csaba Andras Moritz, ECE, UMass Amherst 4 Nanowires

Copyright - Csaba Andras Moritz, ECE, UMass Amherst 5 Nanowire Materials From Lieber, Nanoscience: Building a Big Future

Copyright - Csaba Andras Moritz, ECE, UMass Amherst 6 Comparison of NWs and CNTs Controlled doping of CNTs is not possible Specific growth of semiconducting and conducting tubes is not possible  These properties depend sensitively on diameter and helicity in CNTs Semiconductor NWs overcome these limitations  Vast knowledge in the semiconductor industry  Remain semiconducting independent on diameter  Controlled doping demonstrated, e.g., with Boron for p-type and Phosphorus for n-type for SiNWs Change the conductivity of SiNWs over many orders of magnitude Measured with Transmission Electron Microscopy (TEM)

Copyright - Csaba Andras Moritz, ECE, UMass Amherst 7 P and N-type SiNW (FETs) Yi Cui et al, The Journal of Physical Chemistry, 2000

Copyright - Csaba Andras Moritz, ECE, UMass Amherst 8 Electron charging Yi Cui et al, 2000

Copyright - Csaba Andras Moritz, ECE, UMass Amherst 9 Specializing NWs Control of composition, structure, size, doping Diameter controlled during growth  As small as 3nm Stable electronic characteristics

Copyright - Csaba Andras Moritz, ECE, UMass Amherst 10 FETs PFETs and NFETs in SiNWs, GaNi NWs Both PFETs and NFETs in same material with Si and Ge NWs and CNTs  Greytak et al, American Institute for Physics, 2004  IBM Nanoscience Group lead by Davouris demonstrated CNTs

Copyright - Csaba Andras Moritz, ECE, UMass Amherst 11 Ge based complementary FETs Complementary doping demonstrated in Si, GaN, and now Ge  Has been used to assemble inverters, bipolar transistors and light emitting diodes  Achieving p-FET and n-FET in same material was challenging Ge has higher electron and hole mobility than Si and both P and N type devices have been demonstrated

Copyright - Csaba Andras Moritz, ECE, UMass Amherst 12 Synthesis of p and n-type Ge NWs Core-shell method, doping with PH3 for N and B2H6 for P From Greytak et al, 2004

Copyright - Csaba Andras Moritz, ECE, UMass Amherst 13 P and N-type Ge FETs Ge NWs with Ti S-D contacts Vd – drain- source bias voltage, Id the current through the channel,Vg- gate voltage Curves characteristic of MOS FETs Yield 86% From Greytak et al, 2004

Copyright - Csaba Andras Moritz, ECE, UMass Amherst 14 Comparison with Si and GaN FETs Higher on currents than in those devices Higher mobilities and smaller Vth possible  Deposition of Ge oxynitride or SiGe capping layer  Optimization of the doping procedure

Copyright - Csaba Andras Moritz, ECE, UMass Amherst 15 Nanoarrays Nanowires are aligned with Longmuir- Blodgett fluidic alignment Can be packed into NW arrays

Copyright - Csaba Andras Moritz, ECE, UMass Amherst 16 Nanoarrays

Copyright - Csaba Andras Moritz, ECE, UMass Amherst 17 Metal/semiconductor nanowire heterostructures MW-NW contacts  Lithographically defined metal contacts with electrodes  Problem: size scale – much larger than nanoscale  Cannot be used for interconnect between FETS on a grid Integrated interconnect and contact solution based on selective transformation of Si NWs into NiSi nanowires  Yue Wu et al, Nature 2004.

Copyright - Csaba Andras Moritz, ECE, UMass Amherst 18 Why NiSi? Has been shown to have low resistivity (10 uOhmcm) Compatibility with Si manufacturing FET with NiSi/p-Si/NiSi junction  Si channel of 20-nm in a 10-nm diameter structure Ability to form ohmic contacts with p and n type silicon High maximum currents – 29-nm NiSi-NW would carry 1.84 mA  Current density comparable to CNTs

Copyright - Csaba Andras Moritz, ECE, UMass Amherst 19 NiSi/Si Nanowire Heterostructures Wu et al., Nature Vol. 430, pp. 61, 2004 Deposit Ni (green) to NW (blue) React at 550 。 C to form NiSi NW (brown) Etch to remove excess Ni Lithography maskSelectively deposit NiForm NiSi segmentsNWs as masksForm NiSi segments on Si NWs Si NWs

Copyright - Csaba Andras Moritz, ECE, UMass Amherst 20 Modulation doped NWs for decoders

Copyright - Csaba Andras Moritz, ECE, UMass Amherst 21 Very large scale integration Nanowires assembled to form structures of 1,000 to 30,000 Assembled and interconnected > 80% yield

Copyright - Csaba Andras Moritz, ECE, UMass Amherst 22 Our approach: Nano circuits based on nanoarrays and FETs Why not use 2-terminal devices?  There are several approaches resembling PLA and cell-based FPGA like nanoFabrics, nanoPLA, CMOL  We are interested in building processor datapaths  Need for latching etc  Much higher density can be achieved even in 2-D fabrics Even in 2-terminal arrays there is a need for signal restoration based on FETs (see nanoPLA) We want to know what the benefits would be and what the challenges are from an architects point-of-view

Copyright - Csaba Andras Moritz, ECE, UMass Amherst 23 Manufacturing steps for large scale 2-D computing with NW FETs (NASICs) Combination of self-assembly and nano lithography Self-assembly  Form NW array with correct doping of wires  Initial metallization between crosspoints using one set of wires as the mask  Create channel regions for FETs at cross-points Nanolitography and conventional lithography  Additional specialization of crosspoints with NiSi metallization  Sub 10-nm imprint lithography Stephen Chou et al, University of Minnesota, 1997 Not based on modification of chemical structure by radiation, its resolution is immune to many factors that limit the resolution of conventional lithography, such as wave diffraction, scattering and interference in resist, and the chemistry of the resist and developer  Micro-nano interfacing selective chemical modification (Zhong et al Science 2003) Several other proposals (coded NWs radial doping, Distributed pin array, etc)  CMOS support structures