Weikang Qian The Synthesis of Stochastic Logic to Perform Multivariate Polynomial Arithmetic Abstract Ph.D. Student, University of Minnesota Marc D. Riedel.

Slides:



Advertisements
Similar presentations
1 The 2-to-4 decoder is a block which decodes the 2-bit binary inputs and produces four output All but one outputs are zero One output corresponding to.
Advertisements

1ASM Algorithmic State Machines (ASM) part 1. ASM2 Algorithmic State Machine (ASM) ‏ Our design methodologies do not scale well to real-world problems.
Logical Design.
Functions and Functional Blocks
التصميم المنطقي Second Course
1 Optimization Algorithms on a Quantum Computer A New Paradigm for Technical Computing Richard H. Warren, PhD Optimization.
ELE 523E COMPUTATIONAL NANOELECTRONICS W7-W8: Probabilistic Computing, 20/10/ /10/2014 FALL 2014 Mustafa Altun Electronics & Communication Engineering.
Weikang Qian Ph.D. Candidate Electrical & Computer Engineering
Digital Signal Processing with Biomolecular Reactions Hua Jiang, Aleksandra Kharam, Marc Riedel, and Keshab Parhi Electrical and Computer Engineering University.
EEE377 Lecture Notes1 EEE436 DIGITAL COMMUNICATION Coding En. Mohd Nazri Mahmud MPhil (Cambridge, UK) BEng (Essex, UK) Room 2.14.
Chapter 4: The Building Blocks: Binary Numbers, Boolean Logic, and Gates Invitation to Computer Science, C++ Version, Third Edition.
08/07/041 CSE-221 Digital Logic Design (DLD) Lecture-8:
Xin Li, Weikang Qian, Marc Riedel, Kia Bazargan & David Lilja A Reconfigurable Stochastic Architecture for Highly Reliable Computing Electrical & Computer.
Proof: Synthesize cubes so that cube c k has n − i k literals and cubes c k and c l are disjoint, for any 0 ≤ k < l ≤ λ − 1. Weikang Qian and Marc D. Riedel.
Chapter 7. Register Transfer and Computer Operations
Marc Riedel The Synthesis of Stochastic Logic for Nanoscale Computation IWLS 2007, San Diego May 31, 2007 Weikang Qian and John Backes Circuits & Biology.
Combinational Logic1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
DIGITAL ELECTRONICS CIRCUIT P.K.NAYAK P.K.NAYAK ASST. PROFESSOR SYNERGY INSTITUTE OF ENGINEERING & TECHNOLOGY.
Chapter 3 Combinational Logic Design
CS 105 Digital Logic Design
A Comparison of Deterministic and Stochastic Logic for Image Processing Applications Under the guidance of Dr. Kewal Saluja Presented By Rakesh Roshan.
ECE 8053 Introduction to Computer Arithmetic (Website: Course & Text Content: Part 1: Number Representation.
1 Stochastic Logic Beyond CMOS... Prof. Mingjie Lin.
5/31/07IWLS Computing Beyond CMOS Intense research into novel materials and devices: Carbon Nanotubes… Molecular Switches… Biological Processes…
USING THE MATLAB COMMUNICATIONS TOOLBOX TO LOOK AT CYCLIC CODING Wm. Hugh Blanton East Tennessee State University
Combinational Logic Design CS341 Digital Logic and Computer Organization F2003.
Combinational Circuit – Arithmetic Circuit
Part.7.1 Copyright 2007 Koren & Krishna, Morgan-Kaufman FAULT TOLERANT SYSTEMS Part 7 - Coding.
MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5) Dr. Costas Kyriacou and Dr. Konstantinos Tatas ACOE161 - Digital Logic.
Digital Components and Combinational Circuits Sachin Kharady.
What is an And Gate? It is a digital circuit that produce logical operations The logical operations are call Boolean logical Boolean operation consist.
Logic Circuits Chapter 2. Overview  Many important functions computed with straight-line programs No loops nor branches Conveniently described with circuits.
ECE 8053 Introduction to Computer Arithmetic (Website: Course & Text Content: Part 1: Number Representation.
Digital Logic Problems (II) Prof. Sin-Min Lee Department of Mathematics and Computer Science.
1 Combinational Logic Design Digital Computer Logic Kashif Bashir
EE5393, Circuits, Computation, and Biology Computing with Probabilities 1,1,0,0,0,0,1,0 1,1,0,1,0,1,1,1 1,1,0,0,1,0,1,0 a = 6/8 c = 3/8 b = 4/8.
LOGIC GATES. Electronic digital circuits are also called logic circuits because with the proper input, they establish logical manipulation paths. Each.
Information Theory The Work of Claude Shannon ( ) and others.
Weikang Qian. Outline Intersection Pattern and the Problem Motivation Solution 2.
Marc Riedel – EE5393 The Synthesis of Robust Polynomial Arithmetic with Stochastic Logic Electrical & Computer Engineering University of Minnesota.
ELE 523E COMPUTATIONAL NANOELECTRONICS W8-W9: Probabilistic Computing, 2/11/ /11/2015 FALL 2015 Mustafa Altun Electronics & Communication Engineering.
ELE 523E COMPUTATIONAL NANOELECTRONICS W10: Defects and Reliability, 16/11/2015 FALL 2015 Mustafa Altun Electronics & Communication Engineering Istanbul.
Monte Carlo Analysis of Uncertain Digital Circuits Houssain Kettani, Ph.D. Department of Computer Science Jackson State University Jackson, MS
Sayed Ahmad Salehi Marc D. Riedel Keshab K. Parhi University of Minnesota, USA Markov Chain Computations using Molecular Reactions 1.
Recursive Architectures for 2DLNS Multiplication RESEARCH CENTRE FOR INTEGRATED MICROSYSTEMS - UNIVERSITY OF WINDSOR 11 Recursive Architectures for 2DLNS.
Marc Riedel Associate Professor, Electrical and Computer Engineering University of Minnesota ITA – Feb. 14, 2014 (“Singles’ Awareness Day”) Probability.
Digital Design Lecture 8 Combinatorial Logic (Continued)
Complexity 24-1 Complexity Andrei Bulatov Interactive Proofs.
ELECTRICAL ENGINEERING: PRINCIPLES AND APPLICATIONS, Third Edition, by Allan R. Hambley, ©2005 Pearson Education, Inc. Chapter 7 Logic Circuits.
4 BIT ADC BIT STREAM THE SOUND IS MEASURED (SAMPLED) AT REGULAR INTERVALS AND GIVEN A VALUE FROM 0 TO 15. THIS BINARY VALUE IS SENT TO A PARALLEL TO SERIAL.
Error Detecting and Error Correcting Codes
C OMBINATIONAL L OGIC D ESIGN 1 Eng.Maha AlGubali.
Logic Design (CE1111 ) Lecture 4 (Chapter 4) Combinational Logic Prepared by Dr. Lamiaa Elshenawy 1.
ACOE161 (Spring2007)MSI Devices1 Revision on MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5)
Lecture No. 18 Combinational Functional Devices. Recap Decoder Decoder –3-to-8 Decoder –Cascading of Decoders 4-to-16 decoder –Implementing SOP & POS.
EE5393, Circuits, Computation, and Biology Computing with Probabilities 1,1,0,0,0,0,1,0 1,1,0,1,0,1,1,1 1,1,0,0,1,0,1,0 a = 6/8 c = 3/8 b = 4/8.
Invitation to Computer Science, C++ Version, Fourth Edition
A Deterministic Approach to Stochastic Computation
Polysynchronous Stochastic Circuits M. Hassan Najafi, David J
Sublinear-Time Error-Correction and Error-Detection
Combinational Circuit Design
Quantization and Encoding
Fei Li Jinjun Xiong University of Wisconsin-Madison
Invitation to Computer Science, Java Version, Third Edition
Biological Processes…
FIGURE 4.1 Block diagram of combinational circuit
Lecture 2 – Monte Carlo method in finance
Chapter-4 Combinational Logic
ELE 523E COMPUTATIONAL NANOELECTRONICS
Adder, Subtructer, Encoder, Decoder, Multiplexer, Demultiplexer
Presentation transcript:

Weikang Qian The Synthesis of Stochastic Logic to Perform Multivariate Polynomial Arithmetic Abstract Ph.D. Student, University of Minnesota Marc D. Riedel Assistant Professor, University of Minnesota Motivation As the feature size of integrated circuits continues scaling down, maintaining the paradigm of deterministic Boolean computation is increasingly challenging. Indeed, mounting concerns over noise and uncertainty in signal values motivate a new approach: the design of stochastic logic, that is to say, digital circuitry that processes signals probabilistically, and so can cope with errors and uncertainty. In this work, we present a general methodology for synthesizing stochastic logic for the computation of multivariate polynomial, a category that is important for applications such as digital signal processing. The method is based on converting polynomials into a particular mathematical form – multivariate Bernstein polynomials -- and then implementing the computation with stochastic logic. The resulting logic processes serial or parallel streams that are random at the bit level. In the aggregate, the computation becomes accurate, since the results depend only on the precision of the statistics. Experiments show that our method produces circuits that are highly tolerant of errors in the input stream, while the area-delay product of the circuit is comparable to that of deterministic implementations. The traditional IC design is based on deterministic sequence of zeroes and ones. Pros: precise Cons: complex design to handle variability/noise How about using stochastic input bit streams to do computation? Stochastic Bit Streams bit stream X: each bit with prob. x to be 1 real value x probabilistic interpretation combinational logic 1,1,0,1,0,0,1,1 5/8 0,1,0,1,1,0,1,0 4/8 1,0,0,0,0,1,0,1 3/8 Mathematical Model combinational logic X2X2 X1X1 XnXn Independent Random Boolean Variable Y Also a Random Boolean Variable! Suppose A Function F ( is integer coefficient) F is integer-coefficient multivariate polynomial, with bounded degree! Example: Multiplexer Problem Can we implement arbitrary multivariate polynomial? Possible! Then, we have Consider Bernstein Polynomial Set,,, Univariate Bernstein Basis Polynomial Multivariate Bernstein Basis Polynomial Multivariate Bernstein Polynomial is Bernstein Coefficient Derive Bernstein Coefficient from Power-Basis Coefficient (d=2) Degree Elevation (d=2) Stochastic Logic Implementing Bernstein Polynomial Decoding Block (8-Input Example ) Probability Assignment Implement multivariate Bernstein polynomial with all coefficients in the unit interval Synthesize Stochastic Logic to Compute Multivariate Power-Form Polynomial then, it can be converted into a multivariate Bernstein polynomial with all coefficients in the unit interval. Theorem: If a multivariate polynomial for any Synthesizing Step: 1.Perform linear transform on the original polynomial, so that the polynomial satisfies the condition in the above theorem. 2.Compute Bernstein coefficients from power-basis coefficients. 3.While there exists one Bernstein coefficient that is not in the unit interval, perform degree elevation to obtain next set of Bernstein coefficients. 4.Build stochastic logic to implement the Bernstein polynomial with all coefficients in the unit interval. Experimental Result: Performance with Noisy Input Data Implement Bivariate Polynomial Deterministic Implementation: binary radix encoding with M bits. Need one multiplier and adder and a iterations. Stochastic Implementation: bit stream of length 2 M. Implemented either in serial or in parallel. Ratio of Area-Time Product of Stoch. Impl. Over Deter. Impl. Mn1n1 n2n Experimental Result: Hardware Comparison Butterworth Polynomial, used in signal processing, is We implement and, for n = 2, 3, 4 and 5.