Reconfigurable Computing in the Undergraduate Curriculum Jason D. Bakos Dept. of Computer Science and Engineering University of South Carolina.

Slides:



Advertisements
Similar presentations
RAMP Gold : An FPGA-based Architecture Simulator for Multiprocessors Zhangxi Tan, Andrew Waterman, David Patterson, Krste Asanovic Parallel Computing Lab,
Advertisements

WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 20s: Computer Hardware 1 WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 20s Computer Hardware Department of.
ECOE 560 Design Methodologies and Tools for Software/Hardware Systems Spring 2004 Serdar Taşıran.
Final Class, ECE472 Midterm #2 due today – 1-5% extra credit for written report of Dally’s video Oral presentation of class project: today Graduate students:
Week 1- Fall 2009 Dr. Kimberly E. Newman University of Colorado.
CSCE 611: Conceptual Modeling Tools for CAD Course goals: –Design and verification methodologies for large-scale digital systems using industrial tools.
Computer Architecture Lab at 1 P ROTO F LEX : FPGA-Accelerated Hybrid Functional Simulator Eric S. Chung, Eriko Nurvitadhi, James C. Hoe, Babak Falsafi,
Behavioral Design Outline –Design Specification –Behavioral Design –Behavioral Specification –Hardware Description Languages –Behavioral Simulation –Behavioral.
Middle presentation Dynamic System on Programmable Chip By: Nir Shahar and Amir Kleinhendler Supervisor: Ina Rivkin Spring/Winter 2006.
Configurable System-on-Chip: Xilinx EDK
CSCE 491: Capstone Computer System Project Instructor: Jason D. Bakos.
1 System Prototyping and Hardware Software Design Trong-Yen Lee
Embedded Systems in Silicon TD5102 Henk Corporaal Technical University Eindhoven DTI / NUS Singapore.
CSCE 613 VLSI design is mostly about CAD/EDA tools Many different tools for VLSI design Developed as a new course, independent of previous version Adopt.
1 Fast Communication for Multi – Core SOPC Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab.
1 Chapter 14 Embedded Processing Cores. 2 Overview RISC: Reduced Instruction Set Computer RISC-based processor: PowerPC, ARM and MIPS The embedded processor.
UCB November 8, 2001 Krishna V Palem Proceler Inc. Customization Using Variable Instruction Sets Krishna V Palem CTO Proceler Inc.
CSCE 313: Embedded Systems Multiprocessor Systems
Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.
Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.
ECE 232 L1 Intro.1 Adapted from Patterson 97 ©UCBCopyright 1998 Morgan Kaufmann Publishers ECE 232 Hardware Organization and Design Lecture 1 Introduction.
Digital System Design EEE344 Lecture 1 INTRODUCTION TO THE COURSE
Computer Organization and Assembly language
© 2011 Xilinx, Inc. All Rights Reserved Intro to System Generator This material exempt per Department of Commerce license exception TSU.
© 2011 Xilinx, Inc. All Rights Reserved This material exempt per Department of Commerce license exception TSU Xilinx Tool Flow.
Computer Security Conference 15 APR 2010 FPGAs In The Classroom : Practice and Experience William M. Jones, Ph.D. Department of Computer Science Coastal.
ECEn 191 – New Student Seminar - Session 8: Computer Systems ECEn 191 – New Student Seminar – Session 7: Computer Systems Computer Systems ECEn 191 New.
© 2002 The MathWorks, Inc. September 2002 Advanced Embedded Tool capabilities for Texas Instruments DSPs © 2002 The MathWorks, Inc. David Hilf Third Party.
DOP - A CPU CORE FOR TEACHING BASICS OF COMPUTER ARCHITECTURE Miloš Bečvář, Alois Pluháček and Jiří Daněček Department of Computer Science and Engineering.
Using Analog Devices’ Blackfin for Embedded Processing Diana Franklin and John Seng.
CS-2710 Computer Organization Dr. Mark L. Hornick web: faculty-web.msoe.edu/hornick – CS-2710 info syllabus, homework, labs… –
Labs Practicing in Design of Combinational Networks and FSM with Concurrent Error Detection Tatjana Stanković, Goran Djordjević, Mile Stojčev 2075 Microprocessor.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
Research on Reconfigurable Computing Using Impulse C Carmen Li Shen Mentor: Dr. Russell Duren February 1, 2008.
EL 3101 EL310 Hardware Description Languages Spring 2015 Instructor: Ilker Hamzaoglu Teaching Assistant: Ercan Kalalı Web Site:
Teaching Functional Verification – Course Organization Design Automation Conference Sunday, June 9, 2002.
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Digital System Design Course Introduction Lecturer :吳安宇 Date : 2005/2/25.
VHDL Project Specification Naser Mohammadzadeh. Schedule  due date: Tir 18 th 2.
1 Towards Optimal Custom Instruction Processors Wayne Luk Kubilay Atasu, Rob Dimond and Oskar Mencer Department of Computing Imperial College London HOT.
Hardware/Software Co-design Design of Hardware/Software Systems A Class Presentation for VLSI Course by : Akbar Sharifi Based on the work presented in.
ECE 449: Computer Design Lab Coordinator: Kris Gaj TAs: Tuesday session: Pawel Chodowiec Thursday session: Nghi Nguyen.
CSCE 212 Review for Exam 1 Instructor: Jason D. Bakos.
LAB1 Summary Zhaofeng SJTU.SOME. Embedded Software Tools CPU Logic Design Tools I/O FPGA Memory Logic Design Tools FPGA + Memory + IP + High Speed IO.
Computer Organization and Architecture Tutorial 1 Kenneth Lee.
Out-of-Order OpenRISC Stage 1: Implementation of OpenRISC on XUP5 board Project Characterization By: Vova Menis-Lurie Sonia Gershkovich Advisor: Mony Orbach.
CPE 626 Advanced VLSI Design Lecture 2 Aleksandar Milenkovic
EL 402Spring Ilker Hamzaoglu1 EL402 VLSI System Design II Spring 2009 Instructor: Ilker Hamzaoglu MDBF 1037 Teaching Assistant:
© 2004 Xilinx, Inc. All Rights Reserved Embedded Processor Design.
Infrastructure design & implementation of MIPS processors for students lab based on Bluespec HDL Students: Danny Hofshi, Shai Shachrur Supervisor: Mony.
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
Computer Engineering 1502 Advanced Digital Design Professor Donald Chiarulli Computer Science Dept Sennott Square
An Overview of Hardware Design Methodology Ian Mitchelle De Vera.
Lecture 0. Course Introduction Prof. Taeweon Suh Computer Science Education Korea University COM609 Topics in Embedded Systems.
Teaching The Principles Of System Design, Platform Development and Hardware Acceleration Tim Kranich
MIPS Pipeline and Branch Prediction Implementation Shuai Chang.
Lecture 7: Overview Microprocessors / microcontrollers.
DR. SIMING LIU SPRING 2016 COMPUTER SCIENCE AND ENGINEERING UNIVERSITY OF NEVADA, RENO CS 219 Computer Organization.
Advanced SW/HW Optimization Techniques for Application Specific MCSoC m Yumiko Kimezawa Supervised by Prof. Ben Abderazek Graduate School of Computer.
Teaching Functional Verification – Course Organization Design Automation Conference Sunday, June 9, 2002.
Hardware/Software Co-Verification with RTOS Application Code Michael Bradley, Mentor Graphics Kainian Xie, Hyperchip Inc.
SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.
ENG3380 Computer Organization
Super Quick Architecture Review
from classroom to research: providing different
Dynamically Reconfigurable Architectures: An Overview
Simulation of computer system
ENG3380 Computer Organization
Teaching Functional Verification – Course Organization
Course Outline for Computer Architecture
(Lecture by Hasan Hassan)
Presentation transcript:

Reconfigurable Computing in the Undergraduate Curriculum Jason D. Bakos Dept. of Computer Science and Engineering University of South Carolina

May 9, Our Courses CSCE 611: Advanced Digital Design –My course –Behavioral design with VHDL CSCE 313: Embedded Systems Design –Gang Quan’s course –Use EDK and XUP boards to design embedded systems CSCE 491: Capstone System Design –Rotating instructors –Use XUP boards to design something –Last Fall I used System Generator for DSP to design active noise cancelation system

May 9, Course Goals CSCE 611: Advanced Digital Design Teach students: –design methodology design automation design flow design hierarchy simulation, verification, test benching –computer architecture design and verify an actual computer system explore design trade-offs through implementation –Industry-standard CAD tools Mentor FPGA Advantage, Xilinx ISE –FPGA design

May 9, Course Goals More specifically: –Manage design complexity of large-scale digital systems VHDL Graphical design for VHDL generation –Microarchitecture design MIPS instruction set architecture / assembly language programming MIPS CPU architecture Memory hierarchy, cache Bus functional models / memory interface design Exceptions and interrupts

May 9, Course Outline Class times divided between lectures and supervised lab Tutorials used to teach the tools and design flow –Yields the ALU design Projects: –ALU testbench design –Multi-cycle CPU design tested against testbench provided by instructor –Memory interface and bus design tested against memory model containing significant comprehensive test program –Test processor on FPGA –Pipelined CPU, I/D cache, testbenches, synthesis and test Originally used Annapolis FPGA PCI card with off-chip DRAM Currently working on new design flow: –integrate student processor into EDK –target XUP system –develop software framework (drivers, MIPS cross-gcc, etc.) –debug with ChipScope

May 9, Future Course Extend processor design: –FP units –out-of-order execution CMP and Level-2 cache Run parallelized code and performance testing

May 9, FPGA Advantage

May 9, FPGA Advantage

May 9, FPGA Advantage

May 9, FPGA Advantage

May 9, FPGA Advantage