FPGAs and IRRADIATED FPGAs for the LHCb UPGRADE Bin Gui, Ray Mountain.

Slides:



Advertisements
Similar presentations
Service Board Production Test Rafael Nobrega LHCb Roma1.
Advertisements

A “BTeV” Hybrid Pixel Telescope for MTest David Christian May 4, 2007.
Package EBD/EMD Walter Katz IBIS Interconnect 11/13/12.
FPGA-Based System Design: Chapter 7 Copyright  2004 Prentice Hall PTR Topics n Bus interfaces. n Platform FPGAs.
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
Selection Board PRR G. Avoni, I. Lax, U. Marconi INFN Bologna PRR, 13/6/06.
TDC in ACTEL FPGA Tom Sluijk Wilco Vink Albert Zwart Fabian Jansen.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France 24 February 2003 News about SPECS system  SPECS system  SPECS-SLAVE chip  SPECS-SLAVE.
Another 3U unit to be attached to top of here yet! (3U unit provides a few more LED’s and the IO to the FPGA board. It will also provide space for an additional.
The Connector Board The best way to get in... or out!
Parallel JPEG2000 Compression System Performed by: Dmitry Sezganov, Vitaly Spector Instructor: Stas Lapchev, Artyom Borzin.
Video Playback Engine Kristin Andrews - Manager Robert LeTellier Chad Blanchard Hamid Hatami Professor Tessier - Team Advisor.
FPGAs and IRRADIATED FPGAs for the LHCb UPGRADE Bin Gui, Ray Mountain.
CMOL overview ● CMOS / nanowire / MOLecular hybrids ● Uses combination of Micro – Nano – Nano implements regular blocks (ie memory) – CMOS used for logic,
Communication Between FPGA and LabView - FPGA part.
Hardware Connections for DAQ- FPGA Interface Interface for Driver / Data Acquisition Board P09311 David Howe.
David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.
FPGA-Based Systems Design Flow in Action By: Ramtin Raji Kermani.
Introduction to the Raw Handheld Board Jason Miller, David Wentzlaff, Nathan Shnidman.
Encoder, Tristate Driver
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Calorimeter upgrade meeting Olivier Duarte Upgrade calo FE review Comments : Digital.
Sub- Nyquist Sampling System Hardware Implementation System Architecture Group – Shai & Yaron Data Transfer, System Integration and Debug Environment Part.
S12X Full-Emulator: Pictures of the Emulator Hardware.
1 MICE Tracker Update M. Ellis UKNFIC Meeting 25 th August 2005.
LECC 2004 – Boston – September 13 th L.Guiducci – INFN Bologna 1 The Muon Sorter in the CMS Drift Tubes Regional Trigger G.M. Dallavalle, Luigi Guiducci,
FPGA IRRADIATION and TESTING PLANS (Update) Ray Mountain, Marina Artuso, Bin Gui Syracuse University OUTLINE: 1.Core 2.Peripheral 3.Testing Procedures.
Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory17 October 2001 Clock Distribution Scheme LVDS.
© 2005 Altera Corporation SOPC Builder: a Design Tool for Rapid System Prototyping on FPGAs Kerry Veenstra Workshop on Architecture Research using FPGA.
CS 8903 Demo Wireless Interface for the Bioloid Robot Chetna Kaur.
NTD/xNTD Signal Processing Presented by: John Bunton Signal Processing team: Joseph Pathikulangara, Jayasri Joseph, Ludi de Souza and John Bunton Plus.
PetrickMAPLD05/P1461 Virtex-II Pro PowerPC SEE Characterization Test Methods and Results David Petrick 1, Wesley Powell 1, Ken LaBel 1, James Howard 2.
Array Synthesis in SystemC Hardware Compilation Authors: J. Ditmar and S. McKeever Oxford University Computing Laboratory, UK Conference: Field Programmable.
Glue Card Test Procedures Flavio Fontanelli, Pino Mini`, Mario Sannino.
1 Outline Firmware upgrade of the HV_LED_DAC boards. HV Status Bits board. Status of the board integration into the LHCb TFC system. CALO HV system and.
SPD Control Board 16th February SPD Control Board (VFE control and SPD multiplicity) VFE’s control (I2C communication: SDA,SCL; clock; reset/trigger.
Summary Actel ProAsic/3E Irradiation Tests Antonio Pellegrino (work by Syracuse group) Nikhef, OT FE Architecture Mini-Review o introduction.
E. Hazen – FNAL – 5 Apr 2004 L1CTT DFEA Motherboard / Daughterboard Design, Cost, Schedule 4.
Test setup 07/08/ Components Labview control application I2C communication FPGA firmware IC board 2.
C. Combaret DIF_GDIF_MDIF_D ASU 6x 24 HR2 ASU USB Hub RPi USB2 DCC SDCC RPi USB 1 hub+Rpi for 4 cassettes 1 DCC for 8 cassettes (1 spare) Trigger.
Fabric System Architecture Design: two distinct board designs; replicate and connect –modularity allows us to build any configuration of size 2 n Board.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Upgrade to the Read-Out Driver for ATLAS Silicon Detectors Atlas Wisconsin/LBNL Group John Joseph March 21 st 2007 ATLAS Pixel B-Layer Upgrade Workshop.
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
Lecture 12: Reconfigurable Systems II October 20, 2004 ECE 697F Reconfigurable Computing Lecture 12 Reconfigurable Systems II: Exploring Programmable Systems.
Application of XSBase270 and FPGA Presenter : Ming-Hsien Tsai.
CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers Friday, February 14 CEC 220 Digital Circuit Design Slide 1 of 18.
CEC 220 Digital Circuit Design Timing Diagrams, MUXs, and Buffers
US CMS DOE/NSF Review, May Cal. Trig. 4 Gbaud Copper Link Cards & Serial Link Test Card - U. Wisconsin Compact Mezzanine Cards for each Receiver.
MEG trigger system This short presentation describes the present status of the trigger algorithms of the MEG experiment implemented on the Xilinx FPGA.
Upgrade of the CSC Endcap Muon Port Card with Spartan-6 FPGA Mikhail Matveev Rice University 30 April 2012.
IV&V Facility Research and Development of Deployable IV&V Methods for FPGA Applications Northrop Grumman, KeyLogic Systems, Mountain State Information.
BER-tester for GEB board. Main components&restrictions TLK2501 serializer/deserializer/pseudo random generator Genesys FPGA development board Multiplexer.
IB PRR PRR – IB System.
Back End FPGA Front End FPGA HV control & monitoring DACs and ADCs DCS server 6 * (pmt, 3in1, ADC) Trigger, DAQ Arrow thickness indicates bandwidth HV.
11 th April 2003L1 DCT Upgrade FDR – TSF SessionMarc Kelly University Of Bristol On behalf of the TSF team Firmware and Testing on the TSF Upgrade Marc.
SLHC ID electronics Novermber '10 Tony Weidberg1 High Speed Cable Testing Twinax cable FPGA based test system –BERT –Eye diagrams Upgrade to system Spice.
Fault Tolerant LEON 3FT Processing Fault Tolerant LEON 3FT Processing Device and Circuit Boards Sam Stratton Aeroflex Colorado Springs
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Olivier Duarte December th 2009 LHCb upgrade meeting Tests Front-end Status  Necessity.
Outline Upgrade status of the ECAL/HCAL HV control mezzanine board;  Firmware design,  Setup for making functional tests and validation FPGA firmware.
Jun 18th 2009 SPECS system D.Charlet The SPECS field bus ACTEL APA 150 GLUE.
CALICE Readout Board Front End FPGA
Test Boards Design for LTDB
Multiplexer.
Overview & status of SEU Test Bench
FPGA IRRADIATION and TESTING PLANS (Update)
Hire Toyota Innova in Delhi for Outstation Tour
DC Motor and Stepper Controller
Out At Sea Your subtitle goes here.
أنماط الإدارة المدرسية وتفويض السلطة الدكتور أشرف الصايغ
Chapter 4 Introduction to Computer Organization
Presentation transcript:

FPGAs and IRRADIATED FPGAs for the LHCb UPGRADE Bin Gui, Ray Mountain

Outline  FPGA program  Reading  Transition board  Ports Mapping  Soldering  Loop Test (FPGA and Transition board)  Next step

FPGA Program Reading Decoder Different branches Selector Writing SEU test, Dynamic memory test, Static memory test, etc.

Reading

Ports Mapping

Transition Board Regulato r LVDS Driver, Receiver Connectors

Loop Test signal LVDS => TTL TTL => LVDS

Next Step  Test the communication between TNG and FPGA through the transition board  Continue writing other parts of the program, such as memory test, etc  Make a full test here before irradiation