Testing elements in a fast communication channel 100GB/s Midterm Presentation Spring 2010 Developers: Hanna Alam and Yousef Badran Project supervised by:

Slides:



Advertisements
Similar presentations
May 17, Electrical Detail Marq Kole Royal Philips Electronics Jon Lueker Intel Corporation.
Advertisements

Reconfigurable Computing (EN2911X, Fall07) Lecture 04: Programmable Logic Technology (2/3) Prof. Sherief Reda Division of Engineering, Brown University.
System Block Diagram VCO As A Multiple Signal Oscillator 4 to 1 Power Combiner System Layout System Practical Operation – room 319 “To do” List Gantt.
COMMUNICATION SYSTEM EEEB453 Chapter 3 (III) ANGLE MODULATION
Digital Logic Design Lecture 22. Announcements Homework 7 due today Homework 8 on course webpage, due 11/20. Recitation quiz on Monday on material from.
FREQUENCY SHIFT KEYING
Implement a 2x2 MIMO OFDM-based channel measurement system (no data yet) at 2.4 GHz Perform baseband processing and digital up and down conversion on Nallatech.
Wireless MODEM for 950 MHz Digital Communication
Sensor For Cellular Activity Supervised by : Yossi Hipsh Preformed by: Assaf Haim Ohad Fremder.
The goal of this project is to test frequency aspects of the ADF 4350 synthesizer using the EVAL-ADF4350 evaluation board.
Students: Nir Engelberg Ezequiel Hadid Supervisor: Mony Orbach In association with: September 28, Winter 2005.
LED Current Source Design of the circuit to provide constant current supply to the LED Calibrate LED with reference to MIP signal value Expand the design.
Lag Correlator Testing Aria Meyhoefer Carnegie Mellon University Summer 2001.
1 San Jose State University Department of Electrical Engineering EE 166 Project Spring 2003 Phase Frequency Detector (PFD) Prof. David Parent Group Members:Marcella.
D0525 Project Receiver for Quantum Encryption System By: Dattner Yony & Sulkin Alex Supervisor: Yossi Hipsh High Speed Digital Systems Laboratory Spring.
Pulse Generator High Speed Digital Systems Lab Winter 2007/08 Project definition Instructor: Yossi Hipsh Students: Lior Shkolnitsky, Yevgeniy Lobanov.
Design of a Control Workstation for Controller Algorithm Testing Aaron Mahaffey Dave Tastsides Dr. Dempsey.
Oct 11, 2005CS477: Analog and Digital Communications1 FM Generation and Detection Analog and Digital Communications Autumn
EE311: Junior EE Lab Phase Locked Loop J. Carroll 9/3/02.
25/6/2007 High Speed Digital Lab George Ghantous, Husam Khshaiboun 1 Cellular Activity Detection & Identification MidTerm Presentation Supervised By: Yossi.
6/5/2008 High Speed Digital Systems Lab George Ghantous, Husam Khshaiboun 1 Cellular Activity Detection & Identification Final Presentation Supervised.
Quantum Encryption System - Synchronization presentation Midterm Project name: Synchronization for Quantum Encryption System Project supervisor : Yossi.
Sensor for cellular activity Supervised by : Yossi Hipsh Preformed by : Assaf Haim Ohad Fremder.
Phase Locked Loop Design Matt Knoll Engineering 315.
Principles of Electronic Communication Systems
Chapter 6 FM Circuits.
Presentation Topic 4 Way Traffic Lights.
Phase-Locked Loop Design S emiconducto r S imulation L aboratory Phase-locked loops: Building blocks in receivers and other communication electronics Main.
Group/Presentation Title Agilent Restricted Month ##, 200X Using the New Agilent 81495A O/E with Infiniium Real-time Oscilloscopes.
AUTOMATIC VOLTAGE REGULATOR(AVR)
Generation of FM Two methods of FM generation: A. Direct method:
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
1 RF Vector Impedance Analyser Josh McIntyre Supervisor: Nasser Asgari.
CHAPTER 15 Special ICs. Objectives Describe and Analyze: Common Mode vs. Differential Instrumentation Amps Optoisolators VCOs & PLLs Other Special ICs.
Complementary Code Keying with PIC based microcontrollers for The Wireless Radio Communications.
PROCStar III Performance Charactarization Instructor : Ina Rivkin Performed by: Idan Steinberg Evgeni Riaboy Semestrial Project Winter 2010.
McGraw-Hill © 2008 The McGraw-Hill Companies, Inc. All rights reserved. Principles of Electronic Communication Systems FM Circuits.
TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.
Eeng Chapter 4 Bandpass Circuits   Limiters   Mixers, Upconverters and Downconverters   Detectors, Envelope Detector, Product Detector  
Developing fast clock source with deterministic jitter Final review – Part A Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical.
Developing fast clock source with deterministic jitter Midterm review Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical Engineering.
Presented by: Sergey Volkovich Vladimir Dibnis Spring 2011 Supervisor: Mony Orbach.
Unit 3 REACTIVE POWER AND VOLTAGE CONTROL.  BASIC REQUIREMENTS OF EXCITATION CNTRL  Excitation Current up to 10’000 amps  Input frequency range from.
TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.
111 Communications Fall 2008 NCTU EE Tzu-Hsien Sang.
BEPC II TIMING SYSTEM EPICS Seminar Presented by Ma zhenhan IHEP 20.August 2002.
CommunicationElectronics Principles & Applications Chapter 5 Frequency Modulation Circuits.
1 Analog versus Digital Information-bearing signals can be either analog or digital. Analog signal takes on a continuous range of amplitude values. Whereas.
High Speed Pulse Generation Characterization Report By:Mironov Artiom Instructor: Yossi Hipsh.
Performed By: Tal Goihman & Irit Kaufman Instructor: Mony Orbach Bi-semesterial Spring /04/2011.
GROUP MEMBERS ELISHBA KHALID 07-CP-07 TAHIRA SAMEEN 07-CP-31.
Performed by: Orit Arnon Dotan Barak Instructor: Yosi Hipsh המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
Guide Presented by Mr.M Cheenya V.Abhinav Kumar 11E31A0422 Asst.Professor K.Shiva Kumar 11E31A0423 K.Rajashekhar 11E31A0424 K.Chaithanya Sree 11E31A0428.
PROJECT ON FAULT ANALYSIS AND DETECTION GUIDED BY:: SUBMITTED BY:- MS. SHUBRA GOEL.
Crystal Oscillator Circuit and Its Working
Testing elements in a fast communication channel 100GB/s Final Presentation Spring 2010 Developers: Hanna Alam and Yousef Badran Project supervised by:
Program Design & Development EE 201 C7-1 Spring
ULTRA FAST ACTING ELECTRONIC CIRCUIT BREAKER
RF components Design for the Internet Over TV Band Adaptor
Demodulation/ Detection Chapter 4
Lecture Continuous Wave Radar
Internet Over TV Bandwidth
Capacitance, Phase, and Frequency
Master’s Thesis Defense
DESIGN AND SIMULATION OF A PHASE LOCKED LOOP FOR HIGH SPEED SERDES
WP02 PRR: Master Oscillator and RF Reference Distribution
Chapter 4 Bandpass Circuits Limiters
Decision-directed Joint Tracking Loop for Carrier Phase and Symbol Timing in QAM Project 2 ECE283 Fall 2004.
Phase-Locked Loop Design
CHAPTER - 6 Introduction to Communication Systems (222 CNET - 3)
Presentation transcript:

Testing elements in a fast communication channel 100GB/s Midterm Presentation Spring 2010 Developers: Hanna Alam and Yousef Badran Project supervised by: Mr. Yossi Hipsh

Abstract One of the major goals was to examine the current technologies and it’s boundaries. The road so far : –Getting to know today's technology and look up parts that are 100GB/s compatible –Studying the theoretical aspect of the Phase Lock Loop –Testing the PLL in an Evaluation Board –Measuring low frequency signals ranging 3~4GB/s –Summing up the results and recommending suitable technology to upgrade to 100GB/s

Getting to know today's technology and look up parts that are 100GB/s compatible  We need to understand how the transmitter, receiver and medium work in 25GB/s transfer rate  What kind of components should we adapt for high frequency ?  Transistors, Diodes, Mixers, Counters, Flip-Flops, Amplifiers...  What are their properties and how to catalogue them ?

Studying the theoretical aspect of the Phase Lock Loop  What is a PLL ? PLL is a control system that generates a signal that has a fixed relation to the phase of a "reference" signal, it responds to both the frequency and the phase changes of the input signals  How it’s related to our project ?

Testing the PLL in an Evaluation Board  We’ll examine and work with ADF4350 PLL in particular  The goal is to use the PLL in a Eval-ADF4350EB1Z evaluation Board  Testing it in a free running mode and in locked mode  Different frequencies…  Relaxation period and stability for each frequency

Eva-Board Block Diagram  Eval-ADF4350EB1Z  ADF4350  USB connector  Software  Output connectors

Measuring low frequency signals  Measuring low frequency signals ranging 3~4 GHz  Generate signals using HP-8133A Pulse generator  Infiniium DSO80204B Oscilloscope to measure signals  Understanding the measuring methods to be able to chose the next generation measuring technology

Summing up the results and conclusions  Gathering useful 100GB/s compatible devices on one catalogue  Suggesting ideas to how would be possible to work in 100GHz frequency with a stable signal  Suggesting tools and ways to measure a signal in a high frequency of 100GHz

Timeline We’ve created a grant timeline in order to keep track of our work Estimated timeline: Examining today’s technology 18/03 to 08/04 Looking up devices 08/04 to 20/04 Learning about PLL 22/04 to 07/05 ADF4350 Evaluation Board 13/05 to 08/06 Measuring Signals 06/06 to 21/06

Questions? Thank you…