Interface of DSP to Peripherals of PC Spring 2002 Supervisor: Broodney, Hen | Presenting: Yair Tshop Michael Behar בס " ד.

Slides:



Advertisements
Similar presentations
Nios Multi Processor Ethernet Embedded Platform Final Presentation
Advertisements

Bus Specification Embedded Systems Design and Implementation Witawas Srisa-an.
IO Interfaces and Bus Standards. Interface circuits Consists of the cktry required to connect an i/o device to a computer. On one side we have data bus.
Evaluation of On-Chip Interconnect Architectures for Multi-Core DSP Students : Haim Assor, Horesh Ben Shitrit 2. Shared Bus 3. Fabric 4. Network on Chip.
Computer Architecture
INPUT-OUTPUT ORGANIZATION
Reporter :LYWang We propose a multimedia SoC platform with a crossbar on-chip bus which can reduce the bottleneck of on-chip communication.
ARINC 429 with a Host Processor on an FPGA
Internal Logic Analyzer Final presentation-part B
Internal Logic Analyzer Final presentation-part A
Mid semester Presentation Data Packages Generator & Flow Management Data Packages Generator & Flow Management Data Packages Generator & Flow Management.
Spring EE 316 Computer Engineering Junior Lab Serial Ports.
Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Part A Final Presentation.
Characterization Presentation Spring 2006 Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System.
Asynchronous Pipelined Ring Interconnection for SoC Final Presentation One semester project, Spring 2005 Supervisor: Nitzan Miron Students: Ziv Zeev Shwaitser.
Presented by: Reshef Schreiber Itay Leibovich Instructed by: Eran Segev.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.
t Popularity of the Internet t Provides universal interconnection between individual groups that use different hardware suited for their needs t Based.
1 Multi - Core fast Communication for SoPC Multi - Core fast Communication for SoPC Technion – Israel Institute of Technology Department of Electrical.
Presenting: Yaron Yagoda Kobi Cohen VERSITILE COMMUNICAION BETWEEN MULTI DSPS Digital Systems Laboratory Spring 2003 Supervisor: Isaschar Walter Final.
Project name: Interface of DSP to Peripherals of PC Supervisor: Broodney, Hen | Presenting: Yair Tshop Michael Behar בס " ד.
Fall Senior Project Presentation Rev :22.00 By: Salem, Ray M. Date: December Title: Micro Mouse Control Systems Topics: Robotics, System.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 26/4/2004 Multi-channel Data Acquisition System Final_A Presentation.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
Presenting: Yaron Yagoda Kobi Cohen DSP SWITCH Digital Systems Laboratory Winter Supervisor: Isaschar Walter Mid-Term Presentation.
Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Midterm Presentation.
USB Mass-Storage Implementation on an Embedded System (D0113) Supervisor: Dimitry Sokolik Performed by: Yoav Gershoni Shachar Faigenblat Final Presentation.
Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.
1 Mid-term Presentation Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System architectures.
Kabuki 2800 “a real-time digital audio effects system for performance” team “Big Country” presents ECEN4610 Preliminary Design Review 14 September 2006.
Final Presentation Momentum Measurement Card Project supervised by: Mony Orbach Project performed by: Hadas Preminger, Uri Niv.
Midterm Presentation Project Name: Serial Communication Analyzer Company Name: Digital laboratory Presenter Name: Igal Kogan Alexander Rekhelis Instructor:
PCI-Express Network Sniffer Characterization Presentation Project Period : 2 semesters Students: Neria Wodage Aviel Tubul Advisor: Mony Orbach 17/12/2007.
INPUT-OUTPUT ORGANIZATION
General Purpose FIFO on Virtex-6 FPGA ML605 board midterm presentation
Wireless PC-Peripherals Communication via Blue Tooth (D0130 project)
Peripheral Buses COMP Jamie Curtis. PC Buses ISA is the first generation bus 8 bit on IBM XT 16 bit on 286 or above (16MB/s) Extended through.
Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf
General Purpose FIFO on Virtex-6 FPGA ML605 board Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf 1 Semester: spring 2012.
USB host for web camera connection
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
Peripheral Busses COMP Jamie Curtis. PC Busses ISA is the first generation bus 8 bit on IBM XT 16 bit on 286 or above (16MB/s) Extended through.
Introduction to USB Development. USB Development Introduction Technical Overview USB in Embedded Systems Recent Developments Extensions to USB USB as.
Ross Brennan On the Introduction of Reconfigurable Hardware into Computer Architecture Education Ross Brennan
Digilent System Board Capabilities Serial Port (RS-232) Parallel Port 1 Pushbutton Hint: Good for a reset button Connected to a clock input. See Digilent.
Computer Processing of Data
Trigger design engineering tools. Data flow analysis Data flow analysis through the entire Trigger Processor allow us to refine the optimal architecture.
PROCStar III Performance Charactarization Instructor : Ina Rivkin Performed by: Idan Steinberg Evgeni Riaboy Semestrial Project Winter 2010.
NIOS II Ethernet Communication Final Presentation
Electrocardiogram (ECG) application operation – Part B Performed By: Ran Geler Mor Levy Instructor:Moshe Porian Project Duration: 2 Semesters Spring 2012.
LZRW3 Data Compression Core Dual semester project April 2013 Project part A final presentation Shahar Zuta Netanel Yamin Advisor: Moshe porian.
Wireless TXRX for TLL2020 It is awesome.. Outline Project Overview System Overview Transmiter Hardware Receiver Hardware FPGA Architecture Driver and.
Part A Presentation Implementation of DSP Algorithm on SoC Student : Einat Tevel Supervisor : Isaschar Walter Accompanying engineer : Emilia Burlak The.
Electrocardiogram (ECG) application operation – Part A Performed By: Ran Geler Mor Levy Instructor:Moshe Porian Project Duration: 2 Semesters Spring 2012.
PROJECT - ZYNQ Yakir Peretz Idan Homri Semester - winter 2014 Duration - one semester.
Serial Communication Analyzer Company Name: Digital laboratory Presenter Name: Igal Kogan Alexander Rekhelis Instructor: Hen Broodney Semester:Winter/Spring.
Presenting: Yaron Yagoda Kobi Cohen DSP SWITCH Digital Systems Laboratory Winter Supervisor: Isaschar Walter Semester A final Presentation.
Part A Final Dor Obstbaum Kami Elbaz Advisor: Moshe Porian August 2012 FPGA S ETTING U SING F LASH.
Multi-objective Topology Synthesis and FPGA Prototyping Framework of Application Specific Network-on-Chip m Akram Ben Ahmed Xinyu LI, Omar Hammami.
1 Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Instructor: Evgeny Fiksman Students: Meir.
1 Performed by: Kobi Cohen,Yaron Yagoda Instructor: Zigi Walter המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.
DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:
Lab Environment and Miniproject Assignment Spring 2009 ECE554 Digital Engineering Laboratory.
Internal Logic Analyzer Characterization presentation By: Moran Katz and Zvika Pery Mentor: Moshe Porian Dual-semester project Spring 2012.
Status and Plans for Xilinx Development
Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective.
Internal Logic Analyzer Middle presentation-part A By: Moran Katz and Zvika Pery Mentor: Moshe Porian Dual-semester project Spring 2012.
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
Universal Serial Bus (USB)
Presentation transcript:

Interface of DSP to Peripherals of PC Spring 2002 Supervisor: Broodney, Hen | Presenting: Yair Tshop Michael Behar בס " ד

General Description בס " ד Project goal: Connecting The TI DSP to the computer Peripherals in order to connect the Peripherals to a computer through a Blue Tooth. Peripherals : Parallel port can use printers Rs232 com port 2 Ps/2 for mouse and KeyBoard

Implementation Architecture בס " ד

Architecture Considerations The board has two functions :serving as host and serving as target.Special care has been given to unite common resources. As there are several units that communicates with the McBSP, an internal bus strategy has been chosen. בס " ד

Architecture considerations cont. The design permits adding and removing peripherals blocks easily by maintaining a modular structure. The board was designed to enable loop backs בס " ד

Parallel block בס " ד

Parallel block implementation Two units :HCA & TCA The FIFO resource is common to the HCA and TCA. Each unit contains an E ncoder & D ecoder. Changes in the control and data lines are coded into events. בס " ד

The Controller The controller is responsible for managing the arbitration of the internal bus. Each peripherals gets a part according to its bandwidth’s weight. A round robin insures that there will be no starvation. בס " ד

The McBSP block בס " ד

McBSP block tasks Full Duplex  Rx and Tx Models Multi channel operation (TDM) Each peripheral gets channels according to its bandwidth. Tx Model: Transfer Byte as serial bits Fit each Byte in its appropriate slot. Rx Model: Receive The bits and ensemble a Byte Produces a target address. בס " ד

RS232 block בס " ד

RS232 cont. This block is based on a UART Core - a_6402 Surround interface to suit the core with the design The block demands coping with two clock domains. בס " ד

PS2 2 ps2 ports enables the use of mouse and keyboard. 2 controllers : Host controller Target controller. Host is master but Target is generating the clock בס " ד

Ps2 cont. One data line for Host and Device so the controllers must never cause a clash. Controllers must buffer data while other side is transmitting. בס " ד

System The board has a FPGA (ALTERA) and a configuration device (EPC2). The TI DSK is connected to the Target and Host Board through 2 McBSP ports 1 full loop back board and 1 host side board

Final result 2 Boards. One Loop back board and one host board. Software for TI processor Ps2 – two port active RS232 – one port active Paralle – one port active McBSP – two port full duplex active

Verification Each block in the design was simulated separately to insure logic correctness. Full system simulation. Device and host models were built to create a test environment. בס " ד

From design to the real world Electrical tests of the boards Divide and conquer strategy: One board loop-back Each protocol by itself Adding TI to the game Adding the second board בס " ד

Validation Using the Logic analyzer to monitor the flow of information between the devices Using the logic analyzer as an online checker By defining the trigger to catch illegal states. בס " ד

Debug Examples Glitches on parallel lines coming from the printer were fixed by internal logic filters Noise on McBSP lines from the DSP: Hardware solutions Logical solution Optimization on TI C code. בס " ד

Conclusions There is a difference between logic simulation and the real system. The debugging foundation is important The main task in debugging is to find the problem. Divide and conquer strategy has proved itself. The guidance lectures helped us. בס " ד

We would like to thank Hen Broodney The Lab’s staff AND our families בס " ד