Lab 1 Structure of a PLD Module M1.4 Experiment 1 (p. 40)

Slides:



Advertisements
Similar presentations
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals with PLD Programming.
Advertisements

CT455: Computer Organization Logic gate
Programmable Logic Controllers.
Lecture. Outline Bits Gates Combinatorial Logic Spice Hands-On Stuff.
A Programmable Logic Device Lecture 4.3. A Programmable Logic Device Multiple-input Gates A 2-Input, 1-Output PLD.
Digital Electronics Dan Simon Cleveland State University ESC 120 Revised December 30, 2010.
Transistor-Transistor Logic (TTL) Lecture L4.1. Transistor-Transistor Logic (TTL) Developed in mid-1960s Large family (74xx) of chips from basic gates.
Lab 6 – Part C2 Circuit for Problem 3.6 p 20. a b s y z = ~s & a w = s & b = ~s & a  s & b b s a ~s w = (b & s ) z = (a & ~s ) y = ~ (z & w) De Morgan’s.
Experiment #2: Introduction to Logic Functions and their Gate-Level Hardware Implementations CPE 169 Digital Design Laboratory.
James Tam AND OR NOT NAND NOR XOR Basic logic operations (fascinating)
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
ECE 331 – Digital System Design Basic Logic Functions, Truth Tables, and Standard Logic Gates.
TDC 311 Digital Logic. Truth Tables  AND  OR  NOT  NAND  NOR  XOR  XNOR.
Lab 04 :Serial Data Control Systems : Slide 2 Slide 3 Slide 4 NOR Gate: NAND Gate: NOR / NAND Alternate Symbols: Slide 5 XOR and XNOR Gate: Serial Data.
In this module you will learn: What the various logic gates do. How to represent logic gates on a circuit diagram. The truth tables for the logic gates.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
LOGIC GATES Logic generally has only 2 states, ON or OFF, represented by 1 or 0. Logic gates react to inputs in certain ways. Symbol for AND gate INPUT.
NOCTI Review Lesson 4 Objectives:
Transistors and Logic Circuits. Transistor control voltage in voltage out control high allows current to flow -- switch is closed (on) control low stops.
Summer Institute 2004 Chips and Gates An Introduction Linda Soulliere
Company LOGO DKT 122/3 DIGITAL SYSTEM 1 WEEK #7 COMBINATIONAL LOGIC ANALYSIS.
INSTEAD OF SIMCIR USING MULTIMEDIA LOGIC. THE PALLET Row 1, 1st Selector Use to select and move objects.
ASIC 121: Practical VHDL Digital Design for FPGAs Tutorial 1 September 27, 2006.
Basic Digital Logic 2 Combinational Logic
Logic Gates Shashidhara H S Dept. of ISE MSRIT. Basic Logic Design and Boolean Algebra GATES = basic digital building blocks which correspond to and perform.
Sneha.  Gates Gates  Characteristics of gates Characteristics of gates  Basic Gates Basic Gates  AND Gate AND Gate  OR gate OR gate  NOT gate NOT.
Basic logic gates  AND gate:The truth table is given by A.BBA
Gates and Logic Dr John Cowell phones off (please)
Basic Logic Functions Defined with Truth Tables AND OR Complement ABF ABF AF
CH51 Chapter 5 Combinational Logic By Taweesak Reungpeerakul.
Digital Fundamentals Floyd Chapter 3 Tenth Edition
1/16/ CSEE, UQ Lecture 3 Hardware Description Methods, Review of Switching Algebra.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
CHAPTER 5 Combinational Logic Analysis
Assoc. Prof. Dr. Ahmet Turan ÖZCERİT.  Logic gates used in digital electronics  How to use logic gates to implement logic equations You will learn:
Figure S1.1 The Motorola MPC 7400 PowerPC CPU. Figure S1.3 Truth table for INCLUSIVE-OR operation.
Chapter 33 Basic Logic Gates. Objectives After completing this chapter, you will be able to: –Identify and explain the function of the basic logic gates.
Logic Gates and Boolean Algebra Introduction to Logic II.
Basic Gates and ICs 74LS00 Quad 2-Input NAND gate 74LS02 Quad 2-Input NOR gate 74LS04 Quad 2-Input NOT gate 74LS08 Quad 2-Input AND gate 74LS32 Quad 2-Input.
Dr. Ameria Eldosoky Discrete mathematics
Chapter 5 Combinational Logic 组合逻辑
Digital Fundamentals Floyd Chapter 3 Tenth Edition
Table 2.1 Postulates and Theorems of Boolean Algebra
Eng. Mai Z. Alyazji October, 2016
Logic Gates Practical Objective: to develop an understanding of logic circuits and truth tables.
Transistors and Logic Circuits
Engr. Micaela Renee Bernardo
Digital Fundamentals Floyd Chapter 3 Tenth Edition
Basic Digital Logic.
Exclusive OR Gate.
Basic Logical Operations (Fascinating)
KS4 Electricity – Electronic systems
KS4 Electricity – Electronic systems
Digital Signals Digital Signals have two basic states:
Basic Digital Logic Basic Gates
Principles & Applications
Digital Fundamentals Floyd Chapter 3 Tenth Edition
Logic Gates.
JC Technology Logic Gates.
Introduction to Digital System and Microprocessor Design
KS4 Electricity – Electronic systems
Table 2.1 Postulates and Theorems of Boolean Algebra
Logic Gates.
Implementing a generic logic function in CMOS
Digital Logic Experiment
FIGURE 5-1 MOS Transistor, Symbols, and Switch Models
Digital Logic Design Basics Combinational Circuits Sequential Circuits.
Logic Gates AIM: To know the different types of logic gate
Basic Logic Operations
Eng. Ahmed M Bader El-Din October, 2018
Presentation transcript:

Lab 1 Structure of a PLD Module M1.4 Experiment 1 (p. 40)

TTL Chips

TTL NAND, NOR, XOR

TTL Multiple-input Gates

Experiment 1

Experiment 1 (cont.)

[Out1] [Out0] X Y 9 5 [74x04] 8 6 [DIP switch][74x21] [74x32] A [In4] 2 Z B X !X Y !Y

Experiment 1 (cont.) Logic Analyzer Hardware

Experiment 1 (cont.) PC Printer Port

Experiment 1 (cont.)

Experiment 1 (cont.) LOGIC2

Experiment 1 (cont.) Wire up circuit board Set dip switches to create the following gates: –AND gate –OR gate –XOR gate –NAND gate –NOR gate –XNOR gate

Experiment 1 (cont.) For each gate produce truth table by pressing function key F1 Print truth tables (2 per sheet) by pressing Shift-PrintScreen Label each truth table

Make 6 copies of this figure and show how you connected the jumpers to implement each of the following gates: AND, OR, NAND, NOR, XOR, XNOR