NOCS-2009 Chita R. Das National Science Foundation/ Pennsylvania State University.

Slides:



Advertisements
Similar presentations
Professur für Technische Informatik A Self Distributing Virtual Machine for FPGA Multicores Klaus Waldschmidt J. W. Goethe-University Technische Informatik.
Advertisements

Brief-out: Isolation Working Group Topic discussion leader: Ken Birman.
Issues of HPC software From the experience of TH-1A Lu Yutong NUDT.
Technology Drivers Traditional HPC application drivers – OS noise, resource monitoring and management, memory footprint – Complexity of resources to be.
DRAIN: Distributed Recovery Architecture for Inaccessible Nodes in Multi-core Chips Andrew DeOrio †, Konstantinos Aisopos ‡§ Valeria Bertacco †, Li-Shiuan.
System Simulation Of 1000-cores Heterogeneous SoCs Shivani Raghav Embedded System Laboratory (ESL) Ecole Polytechnique Federale de Lausanne (EPFL)
1 Scalability is King. 2 Internet: Scalability Rules Scalability is : a critical factor in every decision Ease of deployment and interconnection The intelligence.
Benjamin C. Johnstone, Dr. Sonia Lopez Alarcon 1.
†The Pennsylvania State University
- Sam Ganzfried - Ryan Sukauye - Aniket Ponkshe. Outline Effects of asymmetry and how to handle them Design Space Exploration for Core Architecture Accelerating.
Design and Implementation of a Middleware for Sentient Spaces Bijit Hore, Hojjat Jafarpour, Ramesh Jain, Shengyue Ji, Daniel Massaguer Sharad Mehrotra,
Quality of Service in IN-home digital networks Alina Albu 22 July 2003.
OCIN Workshop Wrapup Bill Dally. Thanks To Funding –NSF - Timothy Pinkston, Federica Darema, Mike Foster –UC Discovery Program Organization –Jane Klickman,
Utilizing Shared Data in Chip Multiprocessors with the Nahalal Architecture Zvika Guz, Idit Keidar, Avinoam Kolodny, Uri C. Weiser The Technion – Israel.
Scaling the Bandwidth Wall: Challenges in and Avenues for CMP Scalability 36th International Symposium on Computer Architecture Brian Rogers †‡, Anil Krishna.
What Great Research ?s Can RAMP Help Answer? What Are RAMP’s Grand Challenges ?
FI-WARE – Future Internet Core Platform FI-WARE Cloud Hosting July 2011 High-level description.
1 Dr. Frederica Darema Senior Science and Technology Advisor NSF Future Parallel Computing Systems – what to remember from the past RAMP Workshop FCRC.
CAD and Design Tools for On- Chip Networks Luca Benini, Mark Hummel, Olav Lysne, Li-Shiuan Peh, Li Shang, Mithuna Thottethodi,
PED Roadmapping Issues Vijaykrishnan Narayanan Dept. of CSE Penn State University GSRC Workshop, March 20-21, 2003.
1© Copyright 2015 EMC Corporation. All rights reserved. SDN INTELLIGENT NETWORKING IMPLICATIONS FOR END-TO-END INTERNETWORKING Simone Mangiante Senior.
Parallel and Distributed Simulation Introduction and Motivation By Syed S. Rizvi.
The Future of the Internet Jennifer Rexford ’91 Computer Science Department Princeton University
Intel ® Research mote Ralph Kling Intel Corporation Research Santa Clara, CA.
Heterogeneous Computing Dr. Jason D. Bakos. Heterogeneous Computing 2 “Traditional” Parallel/Multi-Processing Large-scale parallel platforms: –Individual.
Exploring the Tradeoffs of Configurability and Heterogeneity in Multicore Embedded Systems + Also Affiliated with NSF Center for High- Performance Reconfigurable.
Panel Abstractions for Large-Scale Distributed Systems Henri Bal Vrije Universiteit Amsterdam.
Design, Synthesis and Test of Network on Chips
COLUMBIA UNIVERSITY Department of Electrical Engineering The Fu Foundation School of Engineering and Applied Science IN THE CITY OF NEW YORK Networking.
N. GSU Slide 1 Chapter 02 Cloud Computing Systems N. Xiong Georgia State University.
Workload-driven Analysis of File Systems in Shared Multi-Tier Data-Centers over InfiniBand K. Vaidyanathan P. Balaji H. –W. Jin D.K. Panda Network-Based.
Sponsored by the National Science Foundation Workshop on Research Recommendations for the Broadband Task Force Chip Elliott GENI Project Director November.
Presenter: Min-Yu Lo 2015/10/19 Asit K. Mishra, N. Vijaykrishnan, Chita R. Das Computer Architecture (ISCA), th Annual International Symposium on.
1 System-on-Chip (SoC) Testing An Introduction and Overview of IEEE 1500 Standard Testability Method for Embedded Core-based ICs.
Parallel and Distributed Simulation Introduction and Motivation.
1 Panelists Krste Asanovic [UC Berkeley]  Krste received a BA in Electrical and Information Sciences from Cambridge University in 1987 and a Ph.D. in.
Prefetching Challenges in Distributed Memories for CMPs Martí Torrents, Raúl Martínez, and Carlos Molina Computer Architecture Department UPC – BarcelonaTech.
Parallel and Distributed Simulation Introduction and Motivation.
System Architecture: Near, Medium, and Long-term Scalable Architectures Panel Discussion Presentation Sandia CSRI Workshop on Next-generation Scalable.
Next Generation Operating Systems Zeljko Susnjar, Cisco CTG June 2015.
Harmony: A Run-Time for Managing Accelerators Sponsor: LogicBlox Inc. Gregory Diamos and Sudhakar Yalamanchili.
A few issues on the design of future multicores André Seznec IRISA/INRIA.
Axel Jantsch 1 Networks on Chip A Paradigm Change ? Axel Jantsch Laboratory of Electronics and Computer Systems, Royal Institute of Technology, Stockholm.
© Wen-mei Hwu and S. J. Patel, 2005 ECE 511, University of Illinois Lecture 4: Microarchitecture: Overview and General Trends.
Evaluation and Driving Applications for On-Chip Networks Rajeev Balasubramaniam (Utah) Angelos Bilas (Crete) Jay Jayasimha (Intel) Rich Oehler (AMD) D.
Managing Distributed, Shared L2 Caches through OS-Level Page Allocation Sangyeun Cho and Lei Jin Dept. of Computer Science University of Pittsburgh.
1 Presenter: Min Yu,Lo 2015/12/21 Kumar, S.; Jantsch, A.; Soininen, J.-P.; Forsell, M.; Millberg, M.; Oberg, J.; Tiensyrja, K.; Hemani, A. VLSI, 2002.
Data Center & Large-Scale Systems (updated) Luis Ceze, Bill Feiereisen, Krishna Kant, Richard Murphy, Onur Mutlu, Anand Sivasubramanian, Christos Kozyrakis.
Is the Internet Ready for Multimedia? Ahmed Helmy University of Southern California.
Full and Para Virtualization
Securing the Grid & other Middleware Challenges Ian Foster Mathematics and Computer Science Division Argonne National Laboratory and Department of Computer.
Lawrence H. Landweber National Science Foundation SC2003 November 20, 2003
By Islam Atta Supervised by Dr. Ihab Talkhan
1 CMP-MSI.07 CARES/SNU A Reusability-Aware Cache Memory Sharing Technique for High Performance CMPs with Private Caches Sungjune Youn, Hyunhee Kim and.
NCP Info DAY, Brussels, 23 June 2010 NCP Information Day: ICT WP Call 7 - Objective 1.3 Internet-connected Objects Alain Jaume, Deputy Head of Unit.
Multiprocessor SoC integration Method: A Case Study on Nexperia, Li Bin, Mengtian Rong Presented by Pei-Wei Li.
Topology-aware QOS Support in Highly Integrated CMPs Boris Grot (UT-Austin) Stephen W. Keckler (NVIDIA/UT-Austin) Onur Mutlu (CMU) WIOSCA '10.
CDA-5155 Computer Architecture Principles Fall 2000 Multiprocessor Architectures.
ECE 692 Power-Aware Computer Systems Final Review Prof. Xiaorui Wang.
1 Performance Impact of Resource Provisioning on Workflows Gurmeet Singh, Carl Kesselman and Ewa Deelman Information Science Institute University of Southern.
Internet2 Applications & Engineering Ted Hanss Director, Applications Development.
Connect A 3 Contact persons: Sandro D'Elia Anne-Marie Sassen Horizon 2020: LEIT – ICT WP
M AESTRO : Orchestrating Predictive Resource Management in Future Multicore Systems Sangyeun Cho, Socrates Demetriades Computer Science Department University.
A 45nm 37.3GOPS/W Heterogeneous Multi-Core SoC ● Renesas Technology, Kodaira, Japan ● Hitachi, Kodaira, Japan ● Waseda University, Shinjuku, Japan ● Tokyo.
Conclusions on CS3014 David Gregg Department of Computer Science
Lynn Choi School of Electrical Engineering
Microarchitecture.
For Massively Parallel Computation The Chaotic State of the Art
Scaling for the Future Katherine Yelick U.C. Berkeley, EECS
Design & development of impairment-aware routing and wavelength assignment algorithms for Future Internet Mohammad Shoyaib Student ID: Image.
Presentation transcript:

NOCS-2009 Chita R. Das National Science Foundation/ Pennsylvania State University

Domain Q. NoCs in MPSoC vs. NoCs in CMPs - Are they really different? - At a functional level NOT, but - Typically CMPs are homogenous and SoC’s are heterogeneous -However, with heterogeneous CMPs, many design issues will be common -Future CPU’s would have accelerators, GPU’s, memory (through 3D stacking), etc making them not much different from SoC’s Image Source: IBM Cell and Internet

Workloads Q. Aren't we may be over-hype the importance of NoCs? - Probably YES unless we understand the workload dynamics and show how it can stress the network - Current workloads have low injection rates - Multimedia application (gaming and video) and emerging workloads ( RMS, PARSEC) may stress on-chip networks -Data-Center On Chip -If bandwidth is not stressed then can we virtualize CMP? Image Source: Internet

Programming model Q. NoC universal replacement? - Good to be imaginative!!! -NoC is a substrate for the CMPs/SoCs. It will be great if it influences the programming model -Programming model for multi-cores is a challenge -Compilers/OS may be interconnect aware to enable run-time optimizations -Miracles occur! Image Source: Internet

Next big thing Q. What are the most urgent research issues we should address? - Workload characterization - Power-aware NoCs. - Scalable, adaptable, intelligent, and reusable NoCs for large systems - Adapting emerging technologies like RF, Optical interconnect, 3D, CNT, etc - Application Specific NoC Design - Performance Isolation, QoS, and Fairness - Fault-tolerance - Performance, power, Reliability trade-offs - Understanding the architectural and technology trade-offs Image Source: IBM and Internet

Scope and impact Q. What kind of results should sponsors (e.g., NSF, GRC, companies) expect over the next 5-10 years? “Science” of designing on-chip networks for next generations CMPs/SoCs Original image: