Combinational Logic Building Blocks

Slides:



Advertisements
Similar presentations
Give qualifications of instructors: DAP
Advertisements

Encoders Three-state devices Multiplexers
Princess Sumaya University
Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.
Combinational Circuits
Functions and Functional Blocks
Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 9 Programmable Configurations Read Only Memory (ROM) – –a fixed array of AND gates.
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
Overview Part 2 – Combinational Logic
COE 202: Digital Logic Design Combinational Circuits Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office: Ahmad Almulhem, KFUPM.
CS 151 Digital Systems Design Lecture 17 Encoders and Decoders
EECC341 - Shaaban #1 Lec # 10 Winter Implementing n-variable Functions Using 2 n -to-1 Multiplexers Any n-variable logic function, in canonical.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 3 – Combinational Logic Design Part 2 –
DIGITAL SYSTEMS TCE OTHER COMBINATIONAL LOGIC CIRCUITS DECODERS ENCODERS.
ECE 301 – Digital Electronics Multiplexers and Demultiplexers (Lecture #12)
Multiplexer MUX. 2 Multiplexer Multiplexer (Selector)  2 n data inputs,  n control inputs,  1 output  Used to connect 2 n points to a single point.
Combinational Circuits
Combinational Circuits
Combinational Logic Chapter 4.
Morgan Kaufmann Publishers
Outline Decoder Encoder Mux. Decoder Accepts a value and decodes it Output corresponds to value of n inputs Consists of: Inputs (n) Outputs (2 n, numbered.
Chapter 3 Decoder and Encoder Digital Logic Design III
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Decoders.
Combinational Logic Design
Encoders Three-state Outputs Multiplexers XOR gates.
Overview of Chapter 4 °Design digital circuit from specification °Digital inputs and outputs known Need to determine logic that can transform data °Start.
Combinational and Sequential Logic Circuits.
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.
Combinational Circuit – Arithmetic Circuit
Combinational Circuits
CS2100 Computer Organisation MSI Components (AY2015/6 Semester 1)
Functions of Combinational Logic
Documentation Standards Circuit specification. –Description of what the system is supposed to do, including a description of all inputs and outputs and.
WEEK #9 FUNCTIONS OF COMBINATIONAL LOGIC (DECODERS & MUX EXPANSION)
Combinational Design, Part 3: Functional Blocks
Logical Circuit Design Week 6,7: Logic Design of Combinational Circuits Mentor Hamiti, MSc Office ,
Kuliah Rangkaian Digital Kuliah 6: Blok Pembangun Logika Kombinasional Teknik Komputer Universitas Gunadarma.
(Combinational Logic Circuit)
Morgan Kaufmann Publishers
Multiplexers. Outline  Larger Multiplexers  Standard MSI Multiplexer  Implementing Functions with Multiplexers  Implementing Functions with Smaller.
CS 105 DIGITAL LOGIC DESIGN Chapter 4 Combinational Logic 1.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 7 Dr. Shi Dept. of Electrical and Computer Engineering.
Magnitude Comparator A magnitude comparator is a combinational circuit that compares two numbers, A and B, and then determines their relative magnitudes.
Magnitude Comparator Dr. Ahmed Telba.
Digital Systems Section 11 Decoders and Encoders.
Combinational Circuit Design. Digital Circuits Combinational CircuitsSequential Circuits Output is determined by current values of inputs only. Output.
Chapter 3: Combinational Functions and Circuits 3-5 to 3-7: Decoders
DIGITAL LOGIC DESIGN & COMPUTER ARCHTECTURE
Module 11.  In Module 9, we have been introduced to the concept of combinational logic circuits through the examples of binary adders.  Meanwhile, in.
CS151 Introduction to Digital Design Chapter 3: Combinational Logic Design 3-5 Combinational Functional Blocks 3-6 Rudimentary Logic Functions 3-7 Decoding.
Company LOGO Edit your slogan here DKT 122/3 DIGITAL SYSTEM 1 WEEK #8 FUNCTIONS OF COMBINATIONAL LOGIC (ENCODER & DECODER, MUX & DEMUX)
MSI Combinational logic circuits
Digital Design Module 2 Decoder Amit Kumar AP SCSE, GU Greater Noida.
1 DLD Lecture 16 More Multiplexers, Encoders and Decoders.
Decoders Zhijian John Wang. What are they? Overview of a decoder A device that reverses the process of an encoder Convert information from one format.
UNIT 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES
MSI Circuits.
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
Combinational Circuits: MSI Components
CS221: Digital Logic Design Combinational Circuits 3
Combinational Functions and Circuits
Lecture 4: Combinational Functions and Circuits
Magnitude Comparator A magnitude comparator is a combinational circuit that compares two numbers, A and B, and then determines their relative magnitudes.
FIGURE 4.1 Block diagram of combinational circuit
Programmable Configurations
COE 202: Digital Logic Design Combinational Circuits Part 3
Digital System Design Combinational Logic
Presentation transcript:

Combinational Logic Building Blocks Decoders: Binary n-to-2n decoders. Implementing functions using decoders. Encoders: 2n -to-n binary decoders. Three-State Buffers. Multiplexers. Demultiplexers

Decoders A decoder is a multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs, where the input and output codes are different. e.g. n-to-2n, BCD decoders. Enable inputs must be on for the decoder to function, otherwise its outputs assume a single “disabled” output code word. Decoder Map Input Code word Enable inputs Output code word

Decoder Example: Seven-Segment Decoders /Bl D C B A a b c d e f g 0 x x x x 0 0 0 0 0 0 0 1 0 0 0 0 1 1 1 1 1 1 0 1 0 0 0 1 0 1 1 0 0 0 0 1 0 0 1 0 1 1 0 1 1 0 1 1 0 0 1 1 1 1 1 1 0 0 1 1 0 1 0 0 0 1 1 0 0 1 1 1 0 1 0 1 1 0 1 1 0 1 1 1 0 1 1 0 0 0 1 1 1 1 1 1 0 1 1 1 1 1 1 0 0 0 0 1 1 0 0 0 1 1 1 1 1 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 1 0 0 0 0 1 1 0 1 1 1 0 1 1 0 0 1 1 0 0 1 1 1 1 0 0 0 1 0 0 0 1 1 1 1 1 0 1 1 0 0 1 0 1 1 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 -- don’t care inputs -- A seven segment decoder has 4-bit BCD input and the seven segment display code as its output: In minimizing the circuits for the segment outputs all non-decimal input combinations (1010, 1011, 1100,1101, 1110, 1111) are taken as don’t-cares

Binary n-to-2n Decoders A binary decoder has n inputs and 2n outputs. Only the output corresponding to the input value is equal to 1. : n inputs n to 2n decoder 2n outputs

2-to-4 Binary Decoder Truth Table: F0 = X'Y' F1 = X'Y F2 = XY' F3 = XY From truth table, circuit for 2x4 decoder is: Note: Each output is a 2-variable minterm (X'Y', X'Y, XY' or XY) F0 F1 F2 F3 X 2-to-4 Decoder Y

3-to-8 Binary Decoder Truth Table: F1 = x'y'z x z y F0 = x'y'z'

Implementing Functions Using Decoders Any n-variable logic function, in canonical sum-of-minterms form can be implemented using a single n-to-2n decoder to generate the minterms, and an OR gate to form the sum. The output lines of the decoder corresponding to the minterms of the function are used as inputs to the or gate. Any combinational circuit with n inputs and m outputs can be implemented with an n-to-2n decoder with m OR gates. Suitable when a circuit has many outputs, and each output function is expressed with few minterms.

Implementing Functions Using Decoders Example: Full adder S(x, y, z) = S (1,2,4,7) C(x, y, z) = S (3,5,6,7) 3-to-8 Decoder 1 2 3 4 5 6 7 S x S2 S1 S0 y C z

Standard MSI Binary Decoders Example 74138 (3-to-8 decoder) (a) Logic circuit. (b) Package pin configuration. (c) Function table.

Encoders If the a decoder's output code has fewer bits than the input code, the device is usually called an encoder. e.g. 2n-to-n, priority encoders. The simplest encoder is a 2n-to-n binary encoder, where it has only one of 2n inputs = 1 and the output is the n-bit binary number corresponding to the active input. For an 8-to-3 binay encoder with inputs I0-I7 the logic expressions of the outputs Y0-Y2 are: Y0 = I1 + I3 + I5 + I7 Y1= I2 + I3 + I6 + I7 Y2 = I4 + I5 + I6 +I7 . 2n inputs n outputs Binary encoder

8-to-3 Binary Encoder At any one time, only one input line has a value of 1. Inputs Outputs I 1 2 3 4 5 6 7 y2 y1 1 1 1 1 1 1 1 1 1 1 I0 I1 I2 I3 I4 I5 I6 I7 Y0 = I1 + I3 + I5 + I7 y1 = I2 + I3 + I6 + I7 Y2 = I4 + I5 + I6 + I7

Three State (Tri-State) Buffers Three state buffers are CMOS and TTL devices whose outputs may be in one of three states: 0, 1 or Hi-Z (high impedance, or floating state. Have an extra input called “output enable” or “output disable”. When enables the device transmits the input value or its complement to the output. Enable Output Input

Multiplexers A multiplexer (MUX) is a digital switches which connects data from one of n sources to the output. A number of select inputs determine which data source is connected to the output. EN . D0 D1 Dn-1 1Y 2Y bY SEL Multiplexer b bits . Data output n Data Sources s bits Select Enable EN SEL D0 D1 Dn-1 Y

4-to-1 MUX Truth table for a 4-to-1 multiplexer: 4:1 MUX Y Inputs select S1 S0 I0 I1 I2 I3 1 2 3 Output mux Y Inputs select S1 S0 I0 I1 I2 I3

4-to-1 MUX Circuit S1 S0 I0 I1 I2 I3 Y S1 S0 I0 I1 I2 I3 Y 0 1 2 3 0 1 2 3 2-to-4 Decoder I0 I1 I2 I3 Y

Larger Multiplexers Larger multiplexers can be constructed from smaller ones. An 8-to-1 multiplexer can be constructed from smaller multiplexers as shown: 4:1 MUX I0 I1 I2 I3 S1 S0 I4 I5 I6 I7 2:1 MUX S2 Y

Larger Multiplexers A 16-to-1 multiplexer can be constructed from five 4-to-1 multiplexers:

Standard MSI Multiplexer Example 74151A 8-to-1 multiplexer.

Demultiplexers Digital switches to connect data from one input source to one of n outputs. Usually implemented by using n-to-2n binary decoders where the decoder’s enable line is used for data input of the demultiplexer. 2X4 Decoder Select lines Input data (1bit) Enable One of four 1-bit outputs One of n Data Sources selected s bits Select b bits . Input Demux One of n outputs 1-bit 4-output demultiplexer using a 2x4 binary decoder.

1-to-4 Demultiplexer demux Data D Outputs select S1 S0 Y0 = D.S1'.S0' 2x4 Decoder D S1 S0 Y0 = D.S1'.S0' Y1 = D.S1'.S0 Y2 = D.S1.S0' Y3 = D.S1.S0 E

Mux-Demux Application Example This enables sharing a single communication line among a number of devices. At any time, only one source and one destination can use the communication line.