Penn ESE680-002 Spring 2007 -- DeHon 1 ESE680-002 (ESE534): Computer Organization Day 18: March 21, 2007 Interconnect 6: MoT.

Slides:



Advertisements
Similar presentations
Penn ESE534 Spring DeHon 1 ESE534: Computer Organization Day 14: March 19, 2014 Compute 2: Cascades, ALUs, PLAs.
Advertisements

Balancing Interconnect and Computation in a Reconfigurable Array Dr. André DeHon BRASS Project University of California at Berkeley Why you don’t really.
Caltech CS184a Fall DeHon1 CS184a: Computer Architecture (Structures and Organization) Day17: November 20, 2000 Time Multiplexing.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 11: March 4, 2008 Placement (Intro, Constructive)
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 21: April 2, 2007 Time Multiplexing.
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 15: March 12, 2007 Interconnect 3: Richness.
Caltech CS184a Fall DeHon1 CS184a: Computer Architecture (Structures and Organization) Day8: October 18, 2000 Computing Elements 1: LUTs.
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 9: February 7, 2007 Instruction Space Modeling.
DeHon March 2001 Rent’s Rule Based Switching Requirements Prof. André DeHon California Institute of Technology.
CS294-6 Reconfigurable Computing Day 10 September 24, 1998 Interconnect Richness.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 21: April 15, 2009 Routing 1.
Penn ESE Fall DeHon 1 ESE (ESE534): Computer Organization Day 19: March 26, 2007 Retime 1: Transformations.
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 13: February 26, 2007 Interconnect 1: Requirements.
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 26: April 18, 2007 Et Cetera…
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 11: February 14, 2007 Compute 1: LUTs.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 19: April 9, 2008 Routing 1.
CS294-6 Reconfigurable Computing Day 2 August 27, 1998 FPGA Introduction.
CS294-6 Reconfigurable Computing Day 12 October 1, 1998 Interconnect Population.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 13: March 17, 2008 Dual Objective Dynamic Programming.
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 16: March 14, 2007 Interconnect 4: Switching.
7/13/ EE4271 VLSI Design VLSI Routing. 2 7/13/2015 Routing Problem Routing to reduce the area.
Penn ESE Spring DeHon 1 FUTURE Timing seemed good However, only student to give feedback marked confusing (2 of 5 on clarity) and too fast.
Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 14: February 28, 2007 Interconnect 2: Wiring Requirements and Implications.
ECE 506 Reconfigurable Computing Lecture 8 FPGA Placement.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 13: February 4, 2005 Interconnect 1: Requirements.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 15: February 12, 2003 Interconnect 5: Meshes.
ESE Spring DeHon 1 ESE534: Computer Organization Day 19: April 7, 2014 Interconnect 5: Meshes.
Global Routing.
Penn ESE534 Spring DeHon 1 ESE534: Computer Organization Day 11: March 3, 2014 Instruction Space Modeling 1.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 2: January 21, 2015 Heterogeneous Multicontext Computing Array Work Preclass.
Penn ESE370 Fall Townley & DeHon ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 13: October 5, 2011 Layout and.
Caltech CS184a Fall DeHon1 CS184a: Computer Architecture (Structures and Organization) Day11: October 30, 2000 Interconnect Requirements.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 9: February 14, 2011 Placement (Intro, Constructive)
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 24: April 18, 2011 Covering and Retiming.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 7: January 24, 2003 Instruction Space.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 18: February 18, 2005 Interconnect 6: MoT.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 14: February 10, 2003 Interconnect 4: Switching.
CALTECH CS137 Winter DeHon CS137: Electronic Design Automation Day 13: February 20, 2002 Routing 1.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 13: March 3, 2015 Routing 1.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 16: February 14, 2003 Interconnect 6: MoT.
Penn ESE534 Spring DeHon 1 ESE534: Computer Organization Day 18: April 2, 2014 Interconnect 4: Switching.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 16: February 14, 2005 Interconnect 4: Switching.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 13: February 6, 2003 Interconnect 3: Richness.
Penn ESE534 Spring DeHon 1 ESE534 Computer Organization Day 9: February 13, 2012 Interconnect Introduction.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 11: January 31, 2005 Compute 1: LUTs.
ESE Spring DeHon 1 ESE534: Computer Organization Day 18: March 26, 2012 Interconnect 5: Meshes (and MoT)
Caltech CS184a Fall DeHon1 CS184a: Computer Architecture (Structures and Organization) Day14: November 10, 2000 Switching.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 15: March 13, 2013 High Level Synthesis II Dataflow Graph Sharing.
Penn ESE534 Spring DeHon 1 ESE534: Computer Organization Day 11: February 20, 2012 Instruction Space Modeling.
ESE Spring DeHon 1 ESE534: Computer Organization Day 20: April 9, 2014 Interconnect 6: Direct Drive, MoT.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 12: February 5, 2003 Interconnect 2: Wiring Requirements.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 11: February 25, 2015 Placement (Intro, Constructive)
Penn ESE534 Spring DeHon 1 ESE534: Computer Organization Day 17: March 29, 2010 Interconnect 2: Wiring Requirements and Implications.
CALTECH CS137 Winter DeHon 1 CS137: Electronic Design Automation Day 8: January 27, 2006 Cellular Placement.
Caltech CS184a Fall DeHon1 CS184a: Computer Architecture (Structures and Organization) Day12: November 1, 2000 Interconnect Requirements and Richness.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 25: April 17, 2013 Covering and Retiming.
ESE534: Computer Organization
ESE534: Computer Organization
ESE532: System-on-a-Chip Architecture
CS184a: Computer Architecture (Structure and Organization)
ESE535: Electronic Design Automation
ESE534: Computer Organization
ESE534: Computer Organization
ESE534: Computer Organization
ESE534: Computer Organization
ESE534: Computer Organization
CS184a: Computer Architecture (Structures and Organization)
ESE534: Computer Organization
ESE534: Computer Organization
CS184a: Computer Architecture (Structure and Organization)
Presentation transcript:

Penn ESE Spring DeHon 1 ESE (ESE534): Computer Organization Day 18: March 21, 2007 Interconnect 6: MoT

Penn ESE Spring DeHon 2 Previously HSRA/BFT – natural hierarchical network –Switches scale O(N) Mesh – natural 2D network –Switches scale  (N p+0.5 )

Penn ESE Spring DeHon 3 Today Good Mesh properties HSRA vs. Mesh MoT Grand unified network theory –MoT vs. HSRA –MoT vs. Mesh

Penn ESE Spring DeHon 4 Mesh 1.Wire delay can be Manhattan Distance 2.Network provides Manhattan Distance route from source to sink

Penn ESE Spring DeHon 5 HSRA/BFT Physical locality does not imply logical closeness

Penn ESE Spring DeHon 6 HSRA/BFT Physical locality does not imply logical closeness May have to route twice the Manhattan distance

Penn ESE Spring DeHon 7 Tree Shortcuts Add to make physically local things also logically local Now wire delay always proportional to Manhattan distance May still be 2  longer wires

Penn ESE Spring DeHon 8 BFT/HSRA ~ 1D Essentially one- dimensional tree –Laid out well in 2D

Penn ESE Spring DeHon 9 Consider Full Population Tree ToM Tree of Meshes

Penn ESE Spring DeHon 10 Can Fold Up

Penn ESE Spring DeHon 11 Gives Uniform Channels Works nicely p=0.5 Channels log(N) [Greenberg and Leiserson, Appl. Math Lett. v1n2p171, 1988]

Penn ESE Spring DeHon 12 Gives Uniform Channels (and add shortcuts)

Penn ESE Spring DeHon 13 How wide are channels?

Penn ESE Spring DeHon 14 How wide are channels?

Penn ESE Spring DeHon 15 How wide are channels? A constant factor wider than lower bound! P=2/3  ~8 P=3/4  ~5.5

Penn ESE Spring DeHon 16 Implications Tree never requires more than constant factor more wires than mesh –Even w/ the non-minimal length routes –Even w/out shortcuts Mesh global route upper bound channel width is O(N p-0.5 ) –Can always use fold- squash tree as the route –Matches lower bound!

Penn ESE Spring DeHon 17 MoT

Penn ESE Spring DeHon 18 Recall: Mesh Switches Switches per switchbox: –6w/L seg Switches into network: –(K+1) w Switches per PE: –6w/L seg + Fc  (K+1) w –w = cN p-0.5 –Total  N p-0.5 Total Switches: N*(Sw/PE)  N p+0.5 > N

Penn ESE Spring DeHon 19 Recall: Mesh Switches Switches per PE: –6w/L seg + Fc  (K+1) w –w = cN p-0.5 –Total  N p-0.5 Not change for –Any constant Fc –Any constant L seg

Penn ESE Spring DeHon 20 Mesh of Trees Hierarchical Mesh Build Tree in each column [Leighton/FOCS 1981]

Penn ESE Spring DeHon 21 Mesh of Trees Hierarchical Mesh Build Tree in each column …and each row [Leighton/FOCS 1981]

Penn ESE Spring DeHon 22 Mesh of Trees More natural 2D structure Maybe match 2D structure better? –Don’t have to route out of way

Penn ESE Spring DeHon 23 MoT Parameterization: P P=0.5 P=0.75

Penn ESE Spring DeHon 24 MoT Parameterization Support C with additional trees –(like BFT) C=1 C=2

Penn ESE Spring DeHon 25 Mesh of Trees Logic Blocks –Only connect at leaves of tree Connect to the C trees –Per side –4C total

Penn ESE Spring DeHon 26 Switches Total Tree switches –2 C  N×(switches/tree) –2={X,Y} –C per Row and Col.

Penn ESE Spring DeHon 27 Switches Total Tree switches –2 C  N× (switches/tree) Sw/Tree:

Penn ESE Spring DeHon 28 Switches Total Tree switches –2 C  N× (switches/tree) Sw/Tree:

Penn ESE Spring DeHon 29 Switches Only connect to leaves of tree C  (K+1) switches per leaf Total switches  Leaf + Tree  O(N)

Penn ESE Spring DeHon 30 Wires Design: O(N p ) in top level Total wire width of channels: O(N p ) –Another geometric sum No detail route guarantee (at present) –Likely amenable to expander design (Day16)

Penn ESE Spring DeHon 31 Empirical Results Benchmark: Toronto 20 Compare to L seg =1, L seg =4 –CLMA ~ 8K LUTs Mesh(L seg =4): w=14  122 switches/LB MoT(p=0.67): C=4  89 switches/LB –Benchmark wide: 10% less CLMA largest Asymptotic advantage [Rubin,DeHon/FPGA2003]

Penn ESE Spring DeHon 32 Shortcuts Strict Tree –Same problem with physically far, logically close

Penn ESE Spring DeHon 33 Shortcuts Empirical –Shortcuts reduce C –But net increase in total switches

Penn ESE Spring DeHon 34 Staggering With multiple Trees –Offset relative to each other –Avoids worst-case discrete breaks –One reason don’t benefit from shortcuts

Penn ESE Spring DeHon 35 Flattening Can use arity other than two

Penn ESE Spring DeHon 36 [Rubin&DeHon/TRVLSI2004] Overall 26% fewer than mesh

Penn ESE Spring DeHon 37 [Rubin&DeHon/TRVLSI2004] Arity 5  42% fewer wires than arity 2

Penn ESE Spring DeHon 38 MoT Parameters Shortcuts Staggering Corner Turns – to come Arity

Penn ESE Spring DeHon 39 Day 6

Penn ESE Spring DeHon 40 Wire Layers = More Wiring Day 6

Penn ESE Spring DeHon 41 MoT Layout Main issue is layout 1D trees in multilayer metal

Penn ESE Spring DeHon 42 Row/Column Layout Geometric Progression  does not saturate via space!

Penn ESE Spring DeHon 43 Row/Column Layout

Penn ESE Spring DeHon 44 Composite Logic Block Tile

Penn ESE Spring DeHon 45 P=0.75 Row/Column Layout

Penn ESE Spring DeHon 46 P=0.75 Row/Column Layout

Penn ESE Spring DeHon 47 MoT Layout Easily laid out in Multiple metal layers –Minimal O(N p-0.5 ) layers Contain constant switching area per LB –Even with p>0.5

Penn ESE Spring DeHon 48 Relation?

Penn ESE Spring DeHon 49 How Related? What lessons translate amongst networks? Once understand design space –Get closer together Ideally –One big network design we can parameterize

Penn ESE Spring DeHon 50 MoT  HSRA (P=0.5)

Penn ESE Spring DeHon 51 MoT  HSRA (p=0.75)

Penn ESE Spring DeHon 52 MoT  HSRA A C MoT maps directly onto a 2C HSRA –Same p’s HSRA can route anything MoT can

Penn ESE Spring DeHon 53 HSRA  MoT Decompose and look at rows Add homogeneous, upper-level corner turns

Penn ESE Spring DeHon 54 HSRA  MoT

Penn ESE Spring DeHon 55 HSRA  MoT

Penn ESE Spring DeHon 56 HSRA  MoT

Penn ESE Spring DeHon 57 HSRA  MoT HSRA + HSRA T = MoT w/ H-UL-CT –Same C, P –H-UL-CT: Homogeneous, Upper-Level, Corner Turns

Penn ESE Spring DeHon 58 HSRA  MoT (p=0.75)

Penn ESE Spring DeHon 59 HSRA  MoT (p=0.75) Can organize HSRA as MoT P>0.5 MoT layout –Tells us how to layout p>0.5 HSRA

Penn ESE Spring DeHon 60

Penn ESE Spring DeHon 61 MoT vs. Mesh MoT has Geometric Segment Lengths Mesh has flat connections MoT must climb tree –Parameterize w/ flattening MoT has O(N p-0.5 ) fewer switches

Penn ESE Spring DeHon 62 MoT vs. Mesh Wires –Asymptotically the same (p>0.5) –Cases where Mesh requires constant less –Cases where require same number

Penn ESE Spring DeHon 63 [DeHon/TRVLSI2004]

Penn ESE Spring DeHon 64 Admin Interconnect assignment due today Retiming assignment out today –Monday lecture is key –Reading handed out last time for Monday

Penn ESE Spring DeHon 65 Big Ideas Networks driven by same wiring requirements –Have similar wiring asymptotes Can bound –Network differences –Worst-case mesh global routing Hierarchy structure allows to save switches –O(N) vs.  (N p+0.5 )