Design example Binary Multiplier.

Slides:

Advertisements

Similar presentations

//HDL Example 8-2 // //RTL description of design example (Fig.8-9) module Example_RTL (S,CLK,Clr,E,F,A);

Advertisements

Counters Discussion D8.3.

Verilog in transistor level using Microwind

CPSC 321 Computer Architecture Andreas Klappenecker

CDA 3100 Recitation Week 11.

//HDL Example 4-10 // //Gate-level description of circuit of Fig. 4-2 module analysis (A,B,C,F1,F2); input.

Verilog Overview. University of Jordan Computer Engineering Department CPE 439: Computer Design Lab.

1ASM Algorithmic State Machines (ASM) part 1. ASM2 Algorithmic State Machine (ASM) ‏ Our design methodologies do not scale well to real-world problems.

Verilog Modules for Common Digital Functions

Table 7.1 Verilog Operators.

COE 405 Design and Synthesis of DataPath Controllers Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals.

//HDL Example 5-1 // //Description of D latch (See Fig.5-6) module D_latch (Q,D,control); output Q; input.

Verilog. 2 Behavioral Description initial:  is executed once at the beginning. always:  is repeated until the end of simulation.

FSM Revisit Synchronous sequential circuit can be drawn like below  These are called FSMs  Super-important in digital circuit design FSM is composed.

1 EE24C Digital Electronics Project Theory: Sequential Logic (part 2)

//HDL Example 6-1 // //Behavioral description of //Universal shift register // Fig. 6-7 and Table 6-3 module shftreg.

 HDLs – Verilog and Very High Speed Integrated Circuit (VHSIC) HDL  Widely used in logic design  Describe hardware  Document logic functions.

Edge-Triggered D Flip-Flops

Pulse-Width Modulated DAC

Conditional Statements  if and else if statements if (expression) if (expression) statements statements { else if (expression) { else if (expression)

1 COMP541 Sequencing and Control Montek Singh Mar 29, 2007.

Verilog Sequential Circuits Ibrahim Korpeoglu. Verilog can be used to describe storage elements and sequential circuits as well. So far continuous assignment.

Ring Counter Discussion 11.3 Example 32.

Arbitrary Waveform Discussion 12.2 Example 34. Recall Divide-by-8 Counter Use q2, q1, q0 as inputs to a combinational circuit to produce an arbitrary.

Counters Discussion 12.1 Example 33. Counters 3-Bit, Divide-by-8 Counter 3-Bit Behavioral Counter in Verilog Modulo-5 Counter An N-Bit Counter.

2-to-1 Multiplexer: if Statement Discussion D7.1 Example 4.

//HDL Example 3-3 // //Stimulus for simple circuit module stimcrct; reg A,B,C; wire x,y; circuit_with_delay swd(A,B,C,x,y);

Registers and Shift Registers Discussion D8.2. D Flip-Flop X 0 Q 0 ~Q 0 D CLK Q ~Q D gets latched to Q on the rising edge of the clock. Positive.

D Flip-Flops in Verilog Discussion 10.3 Example 27.

Verilog Intro: Part 2. Procedural Blocks There are two types of procedural blocks in Verilog. – initial for single-pass behavior : initial blocks execute.

Quad 2-to-1 Multiplexer Discussion D7.4 Example 7.

Verilog Descriptions of Digital Systems. Electronic Lock // // Electronic combinational lock // module lock(seg7,key, valid_key, col, row, mclk, resetL)

Engineering 100 Section 250 Combinational Logic -- Examples 9/13/2010.

Verilog Intro: Part 2. Procedural Blocks There are two types of procedural blocks in Verilog. – initial for single-pass behavior: initial blocks execute.

Figure A flip-flop with an enable input. D Q Q Q R Clock E 0 1.

Introduction Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL) A hardware description language is a language or means used to describe or model a digital.

Chapter 11: System Design Methodology Digital System Designs and Practices Using Verilog HDL and 2008, John Wiley11-1 Ders 8: FSM Gerçekleme ve.

Register Transfer Level & Design with ASM

Traffic Lights Discussion D8.3a. Recall Divide-by-8 Counter Use Q2, Q1, Q0 as inputs to a combinational circuit to produce an arbitrary waveform. s0 0.

Anurag Dwivedi. Basic Block - Gates Gates -> Flip Flops.

Final Project. System Overview Description of Inputs reset: When LOW, a power on reset is performed. mode: When LOW, NORMal mode selected When HIGH,

Digital Electronics.

 A test bench is an HDL program used for applying stimulus to an HDL design in order to test it and observe its response during simulation.  In addition.

Chapter 11: System Design Methodology Digital System Designs and Practices Using Verilog HDL and 2008, John Wiley11-1 Chapter 11: System Design.

Chapter 8 Solving Larger Sequential Problems.

OUTLINE Introduction Basics of the Verilog Language Gate-level modeling Data-flow modeling Behavioral modeling Task and function.

1 Verilog: Function, Task Verilog: Functions A function call is an operand in an expression. It is called from within the expression and returns a value.

1 (c) W. J. Dally Digital Design: A Systems Approach Lecture 7: Data Path State Machines.

1 Lecture 3: Modeling Sequential Logic in Verilog HDL.

Figure Implementation of an FSM in a CPLD..

EKT 221 : DIGITAL 2.

Supplement on Verilog FF circuit examples

Supplement on Verilog for Algorithm State Machine Chart

Figure 8.1. The general form of a sequential circuit.

Question 8.18 (page 397) Design a digital system that multiplies two unsigned binary numbers by the repeated addition method. For example, to multiply.

HDL for Sequential Circuits

Supplement on Verilog Sequential circuit examples: FSM

Pulse-Width Modulation (PWM)

Digital Logic Design Digital Design, M. Morris Mano and Michael D

Table 8.1 Verilog 2001 HDL Operators

FSM MODELING MOORE FSM MELAY FSM. Introduction to DIGITAL CIRCUITS MODELING & VERIFICATION using VERILOG [Part-2]

ESE 437: Sensors and Instrumentation

6. Registers and Counters

Supplement on Verilog Sequential circuit examples: FSM

Register-Transfer Level Components in Verilog

The Verilog Hardware Description Language

332:437 Lecture 9 Verilog Example

332:437 Lecture 9 Verilog Example

332:437 Lecture 9 Verilog Example

Presentation transcript:

Design example Binary Multiplier

Block diagram

ASM chart

Numerical example

Control logic

Control block L is required for loading the sum into register A if Q0=1 while in state T2

State assignment

State table for control circuit

Logic diagram of control

One F.F. per state

HDL description HDL Example 8-5 module mltp(S,CLK,Clr,Binput.Qinput,C,A,Q,P) ; input S,CLK,Cir; input [4:01 Binput.Qinput; //Data inputs output C; output [4:0] A,Q; output [2:0] P; reg C; reg [4:0] A,Q,B; reg [2:0] P; reg [1:0] pstate, nstate; //control register parameter T0=2'b00, Tl=2'b01, T2=2'bl0, T3=2'bll; wire Z; assign Z = ~|P; //Check for zero always @(negedge CLK or negedgo Cir) if (~Clr) pstate = T0; else pstate <= nstate; always @(S or Z or pstate) case (pstate) T0: if (S) nstate = Tl; else nstate = T0; Tl: nstate = T2; T2: nstate = T3 ; T3: if (Z) nstate = TO; else nstate = T2; endcase HDL Example 8-5

always @(negedge CLK) case (pstate) TO: B <= Binput; //Input multiplicand Tl: begin A <= 5'b00000; C <= 1'b0; P <= 3~b101; //Initialize counter to n=5 Q <= Qinput; //Input multiplier end T2: begin P <= P - 3'bOOl; //Decrement counter if (Q[0]) {C,A} <= A + B; //Add multiplicand T3: begin C <= 1'b0; //Clear C A <= {C,A[4:1]}; //Shift right A Q <= {A[0],Q[4:l]}; //Shift right Q endcase endnodule

Test bench module test_mltp; reg S,CLK,Clr; reg [4:0] Binput,Qinput; HDL Example 8-6 module test_mltp; reg S,CLK,Clr; reg [4:0] Binput,Qinput; wire C; wire [4:0] A,Q; wire [2:0] P; mitp mp(S,CLK,Clr,Binput,Qinput,C,A,Q,P), initiAl begin S=0; CLK=0; Clr=0; #5 S=l; Clr=l; Binput = 5'b10111; Qinput = 5'b10011; #15 S = 0; end initial repeat (26) #5 CLK = ~CLK; always @(negedge CLK) $strobe("C=%b A=%b Q=%b P=%b time=%0d",C,A,Q,P,$time) endmodule Test bench