ICS312 Set 3 Pentium Registers. Intel 8086 Family of Microprocessors All of the Intel chips from the 8086 to the latest pentium, have similar architectures.

Slides:



Advertisements
Similar presentations
Intel 8086.
Advertisements

Register In computer architecture, a processor register is a small amount of storage available on the CPU whose contents can be accessed more quickly than.
Registers of the 8086/ /2002 JNM.
Chapter 2 (cont.) An Introduction to the 80x86 Microprocessor Family Objectives: The different addressing modes and instruction types available The usefulness.
Introduction to 8086 Microprocessor
CEN 226: Computer Organization & Assembly Language :CSC 225 (Lec#3) By Dr. Syed Noman.
Princess Sumaya Univ. Computer Engineering Dept. د. بســام كحـالــه Dr. Bassam Kahhaleh.
Princess Sumaya University
IA-32 Processor Architecture
© 2006 Pearson Education, Upper Saddle River, NJ All Rights Reserved.Brey: The Intel Microprocessors, 7e Chapter 2 The Microprocessor and its Architecture.
1 ICS 51 Introductory Computer Organization Fall 2006 updated: Oct. 2, 2006.
3-1 ECE 424 Design of Microprocessor-Based Systems Haibo Wang ECE Department Southern Illinois University Carbondale, IL Intel 8088 (8086) Microprocessor.
Assembly Language for Intel-Based Computers Chapter 2: IA-32 Processor Architecture Kip Irvine.
Microprocessor Systems Design I Instructor: Dr. Michael Geiger Spring 2013 Lecture 4: 80386DX memory, addressing.
Microprocessor Systems Design I Instructor: Dr. Michael Geiger Spring 2014 Lecture 4: x86 memory.
© 2006 Pearson Education, Upper Saddle River, NJ All Rights Reserved.Brey: The Intel Microprocessors, 7e Chapter 2 The Microprocessor and its Architecture.
Gursharan Singh Tatla Block Diagram of Intel 8086 Gursharan Singh Tatla 19-Apr-17.
Unit-1 PREPARED BY: PROF. HARISH I RATHOD COMPUTER ENGINEERING DEPARTMENT GUJARAT POWER ENGINEERING & RESEARCH INSTITUTE Advance Processor.
Riyadh Philanthropic Society For Science Prince Sultan College For Woman Dept. of Computer & Information Sciences CS 251 Introduction to Computer Organization.
The 8086 Microprocessor The 8086, announced in 1978, was the first 16-bit microprocessor introduced by Intel Corporation 8086 is 16-bit MPU. Externally.
CEG 320/520: Computer Organization and Assembly Language ProgrammingIntel Assembly 1 Intel IA-32 vs Motorola
An Introduction to 8086 Microprocessor.
CSNB374: Microprocessor Systems Chapter 2: Intel x86 Microprocessor Architecture.
1 Fundamental of Computer Suthida Chaichomchuen : SCC
Low Level Programming Lecturer: Duncan Smeed Overview of IA-32 Part 1.
Types of Registers (8086 Microprocessor Based)
Fall 2012 Chapter 2: x86 Processor Architecture. Irvine, Kip R. Assembly Language for x86 Processors 6/e, Chapter Overview General Concepts IA-32.
The x86 Architecture Lecture 15 Fri, Mar 4, 2005.
1 ICS 51 Introductory Computer Organization Fall 2009.
UHD:CS2401: A. Berrached1 The Intel x86 Hardware Organization.
(-133)*33+44* *33+44*14 Input device memory calculator Output device controller Control bus data bus memory.
Chapter 2 Parts of a Computer System. 2.1 PC Hardware: Memory.
Computers organization & Assembly Language Chapter 1 THE 80x86 MICROPROCESSOR.
Intel 8086 (8088) Microprocessor Structure
X86 Assembly Language We will be using the nasm assembler (other assemblers: MASM, as, gas)
6-4 CPU-Registers, effective address General registers vs Segment registers Computer Studies (AL)
INTRODUCTION TO INTEL X-86 FAMILY
Chapter 2 The Microprocessor Architecture Microprocessors prepared by Dr. Mohamed A. Shohla.
MODULE 5 INTEL TODAY WE ARE GOING TO DISCUSS ABOUT, FEATURES OF 8086 LOGICAL PIN DIAGRAM INTERNAL ARCHITECTURE REGISTERS AND FLAGS OPERATING MODES.
Assembly Language Data Movement Instructions. MOV Instruction Move source operand to destination mov destination, source The source and destination are.
1 x86 Programming Model Microprocessor Computer Architectures Lab Components of any Computer System Control – logic that controls fetching/execution of.
Week 6 Dr. Muhammad Ayaz Intro. to Assembly Language.
Intel 8086 MICROPROCESSOR ARCHITECTURE
Computer Organization & Assembly Language University of Sargodha, Lahore Campus Prepared by Ali Saeed.
BITS Pilani Pilani Campus Pawan Sharma Lecture / ES C263 INSTR/CS/EEE F241 Microprocessor Programming and Interfacing.
Intel MP Organization. Registers - storage locations found inside the processor for temporary storage of data 1- Data Registers (16-bit) AX, BX, CX, DX.
The Microprocessor & Its Architecture A Course in Microprocessor Electrical Engineering Department Universitas 17 Agustus 1945 Jakarta.
Microprocessors CSE- 341 Dr. Jia Uddin Assistant Professor, CSE, BRAC University Dr. Jia Uddin, CSE, BRAC University.
Chapter 12 Processor Structure and Function. Central Processing Unit CPU architecture, Register organization, Instruction formats and addressing modes(Intel.
Chapter Overview General Concepts IA-32 Processor Architecture
An Introduction to 8086 Microprocessor.
Microprocessor Systems Design I
History – 2 Intel 8086.
Introduction to 8086 Microprocessor
8086 Microprocessor.
Basic Microprocessor Architecture
Assembly IA-32.
University of Gujrat Department of Computer Science
Homework Reading Continue work on mp1
Basic of Computer Organization
Introduction to Assembly Language
8086 Registers Module M14.2 Sections 9.2, 10.1.
CS-401 Computer Architecture & Assembly Language Programming
Morgan Kaufmann Publishers Computer Organization and Assembly Language
CS 301 Fall 2002 Computer Organization
The Microprocessor & Its Architecture
Computer Architecture CST 250
Unit-I 80386DX Architecture
Intel 8086.
Part I Data Representation and 8086 Microprocessors
Presentation transcript:

ICS312 Set 3 Pentium Registers

Intel 8086 Family of Microprocessors All of the Intel chips from the 8086 to the latest pentium, have similar architectures and use the same core assembly language.

REGISTERS AVAILABLE TO ASSEMBLER PROGRAMMER General registers Pointer and Index Registers Flags register Segment registers

The registers are 8-bit, 16-bit, or 32-bit, high- speed storage locations inside the CPU which can be accessed through the CPU's internal data bus much more quickly than data stored in external memory.

General Purpose or Data Registers The general purpose registers are used for arithmetic operations and moving data Register Name Upper Half Lower Half Name and Special Functions (besides arithmetic): EAX AX Accumulator Used for I/O no name AHAL EBX BX Base Register Used for indirectly addressing items in the data segment no name BHBL ECX CX Count Register Used for counting CHCL EDX DX Data Register DHDL

Pointer and Index Registers o These are used to hold the offset addresses of data and instructions. o Offset addresses refers to the distance of a variable, label, or instruction from the beginning of its segment O Can also be used for arithmetic and moving data Register Name Abbreviation Function Destination Index EDI (32 bit) or DI (16 bit) Index into data segment, but for the string instructions it’s the index into segment ES Source Index ESI or SI Index into data segment Base Pointer EBP or BP 2 nd Index into stack Stack Pointer ESP or SP Indexes top of stack

Flags Register (EFLAGS or FLAGS) o Individual bits in the FLAGS register give information about the status of the processor. o The use of flags will be discussed further later. o Status flags - reflect the results of instructions (add, subtract, multiply, divide) executed by the processor. o Frequently used flags Zero flag (ZF) Sign flag (SF) Carry flag (CF) Overflow Flag (OF)

Segment Registers 16-bit registers that hold the base locations(base addresses) for program instructions, data, and the stack Register Name Abbreviation The function of the segment whose starting address is encoded in the segment register involved Code Segment CS Holds program code Data Segment DS Holds program data Extra Segments ES, FS, GS Also used for data Stack Segment SS Holds program stack

Memory Segments o Memory segments contain 2 16 (64K) consecutive memory addresses o Each segment has a 16 bit segment number (0-FFFFh) which is placed in a associated segment register o Within a segment a memory address is specified by a 16-bit offset (0-FFFFh) which indicates the number of bytes from the beginning of the segment

Memory Address Logical memory addresses are given in SEGMENT:OFFSET form. Examples: 0FF0Eh:0010h CS:IP DS:SI ES:DI SS:SP Physical (absolute) memory addresses are calculated using the formula: Physical Address = 10h * SEGMENT + OFFSET Example: Logical Address (using hex nos.): 0FF0E:0010 Physical Address: 0FF0E = 0FFF00 Note. Logical Addresses are not unique. e.g. 0FF0E:0010 = 0FF0D:0020

Instruction Pointer (EIP or IP) o Gives the offset address (in the code segment) for the next instruction to be executed. o The IP cannot be used as the operand of any instruction.

Textbook Reading (Jones): Read chapter 2, which provides an Assembler overview