ECE 331 – Digital System Design Course Introduction and VHDL Fundamentals (Lecture #1)

Slides:

Advertisements

Similar presentations

Digital System Design Subject Name : Digital System Design Course Code : IT-314.

Advertisements

ENEL111 Digital Electronics

VHDL Lecture 1 Megan Peck EECS 443 Spring 08.

1 Introduction to VHDL (Continued) EE19D. 2 Basic elements of a VHDL Model Package Declaration ENTITY (interface description) ARCHITECTURE (functionality)

OBJECTIVES Learn the history of HDL Development. Learn how the HDL module is structured. Learn the use of operators in HDL module. Learn the different.

Digital Design with VHDL Presented by: Amir Masoud Gharehbaghi

1 Lecture 13 VHDL 3/16/09. 2 VHDL VHDL is a hardware description language. The behavior of a digital system can be described (specified) by writing a.

Introduction to VHDL (Lecture #5) ECE 331 – Digital System Design The slides included herein were taken from the materials accompanying Fundamentals of.

Course Introduction and VHDL Fundamentals (Lecture #1) ECE 331 – Digital System Design The slides included herein were taken from the materials accompanying.

Introduction to VHDL VHDL Tutorial R. E. Haskell and D. M. Hanna T1: Combinational Logic Circuits.

02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

1 Hardware description languages: introduction intellectual property (IP) introduction to VHDL and Verilog entities and architectural bodies behavioral,

Introduction to VHDL CSCE 496/896: Embedded Systems Witawas Srisa-an.

1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

HDL-Based Digital Design Part I: Introduction to VHDL (I) Dr. Yingtao Jiang Department Electrical and Computer Engineering University of Nevada Las Vegas.

Kazi Fall 2006 EEGN 4941 EEGN-494 HDL Design Principles for VLSI/FPGAs Khurram Kazi Some of the slides were taken from K Gaj’s lecture slides from GMU’s.

VHDL. What is VHDL? VHDL: VHSIC Hardware Description Language  VHSIC: Very High Speed Integrated Circuit 7/2/ R.H.Khade.

EENG 2910 – Digital Systems Design Fall Course Introduction Class Time: M9:30am-12:20pm Location: B239, B236 and B227 Instructor: Yomi Adamo

Fall 08, Oct 29ELEC Lecture 7 (updated) 1 Lecture 7: VHDL - Introduction ELEC 2200: Digital Logic Circuits Nitin Yogi

1 H ardware D escription L anguages Basic Language Concepts.

ECE 332 Digital Electronics and Logic Design Lab Lab 5 VHDL Design Styles Testbenches.

ECE 2372 Modern Digital System Design

An Introduction to VHDL Using Altera’s Quartus II IDE Dr. William M. Jones Coastal Carolina University Numbers and Bytes Meeting 20 OCT 2008.

VHDL TUTORIAL Preetha Thulasiraman ECE 223 Winter 2007.

A VHDL Tutorial ENG2410. ENG241/VHDL Tutorial2 Goals Introduce the students to the following: –VHDL as Hardware description language. –How to describe.

Tutorial 1 Combinational Logic Synthesis. Introduction to VHDL VHDL = Very high speed Hardware Description Language VHDL and Verilog are the industry.

VHDL IE- CSE. What do you understand by VHDL??  VHDL stands for VHSIC (Very High Speed Integrated Circuits) Hardware Description Language.

RTL Hardware Design by P. Chu Chapter Basic VHDL program 2. Lexical elements and program format 3. Objects 4. Data type and operators RTL Hardware.

L12 – VHDL Overview. VHDL Overview  HDL history and background  HDL CAD systems  HDL view of design  Low level HDL examples  Ref: text Unit 10, 17,

Fall 2004EE 3563 Digital Systems Design EE 3563 VHDL – Basic Language Elements  Identifiers: –basic identifier: composed of a sequence of one or more.

Introduction to VHDL Spring EENG 2920 Digital Systems Design Introduction VHDL – VHSIC (Very high speed integrated circuit) Hardware Description.

Fall 2004EE 3563 Digital Systems Design EE 3563 VHSIC Hardware Description Language  Required Reading: –These Slides –VHDL Tutorial  Very High Speed.

George Mason University ECE 448 – FPGA and ASIC Design with VHDL VHDL Refresher Lecture 2.

Electrical and Computer Engineering University of Cyprus LAB 1: VHDL.

Introduction to VLSI Design – Lec01. Chapter 1 Introduction to VLSI Design Lecture # 11 High Desecration Language- Based Design.

HARDWARE DESCRIPTION LANGUAGE (HDL). What is HDL? A type of programming language for sampling and modeling of electronic & logic circuit designs It can.

 Seattle Pacific University EE Logic System DesignCAD-VHDL-1 The Grunt Work of Design Many design tasks require a lot of time and effort Forming.

(1) Basic Language Concepts © Sudhakar Yalamanchili, Georgia Institute of Technology, 2006.

Introduction to VHDL Simulation … Synthesis …. The digital design process… Initial specification Block diagram Final product Circuit equations Logic design.

1/8/ L2 VHDL Introcution© Copyright Joanne DeGroat, ECE, OSU1 Introduction to VHDL.

Chapter 5 Introduction to VHDL. 2 Hardware Description Language A computer language used to design circuits with text-based descriptions of the circuits.

CEC 220 Digital Circuit Design Introduction to VHDL Wed, February 25 CEC 220 Digital Circuit Design Slide 1 of 19.

ELEE 4303 Digital II Introduction to Verilog. ELEE 4303 Digital II Learning Objectives Get familiar with background of HDLs Basic concepts of Verilog.

04/26/20031 ECE 551: Digital System Design & Synthesis Lecture Set : Introduction to VHDL 12.2: VHDL versus Verilog (Separate File)

Lecture 2 VHDL Refresher ECE 448 – FPGA and ASIC Design with VHDL.

VHDL Programming Fundamentals Presented By Dr. Pradyut Kumar Biswal Department of Electronics, IIIT Bhubaneswar.

Apr. 3, 2000Systems Architecture I1 Introduction to VHDL (CS 570) Jeremy R. Johnson Wed. Nov. 8, 2000.

VHDL ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.

May 9, 2001Systems Architecture I1 Systems Architecture I (CS ) Lab 5: Introduction to VHDL Jeremy R. Johnson May 9, 2001.

ECE 353: Digital Systems Design Fall 2011 Slide Set #2: Combinational Logic Textbook: Sections Review Material: Sections Instructor:

Slide 1 3.VHDL/Verilog Description Elements. Slide 2 To create a digital component, we start with…? The component’s interface signals Defined in MODULE.

CEC 220 Digital Circuit Design Introduction to VHDL Wed, Oct 14 CEC 220 Digital Circuit Design Slide 1 of 19.

EECE 320 L8: Combinational Logic design Principles 1Chehab, AUB, 2003 EECE 320 Digital Systems Design Lecture 8: Combinational Logic Design Principles.

1 Introduction to Engineering Spring 2007 Lecture 18: Digital Tools 2.

1 A hardware description language is a computer language that is used to describe hardware. Two HDLs are widely used Verilog HDL VHDL (Very High Speed.

SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.

A Case Study of the Rehosting from VHDL to Matlab/C

Basic Language Concepts

Systems Architecture Lab: Introduction to VHDL

Subject Name: FUNDAMENTALS OF HDL Subject Code: 10EC45

Design Entry: Schematic Capture and VHDL

Verilog-HDL-1 by Dr. Amin Danial Asham.

VHDL 1. ver.7a VHDL1 INTRODUCTION TO VHDL (VERY-HIGH-SPEED-INTEGRATED-CIRCUITS HARDWARE DESCRIPTION LANGUAGE) KH WONG (w2 begins) (Some pictures are.

Introduction to Verilog

Instructions to get MAX PLUS running

Lecture 1.3 Hardware Description Languages (HDLs)

VHDL Introduction.

CprE / ComS 583 Reconfigurable Computing

© Copyright Joanne DeGroat, ECE, OSU

EEL4712 Digital Design (VHDL Tutorial).

Presentation transcript:

ECE 331 – Digital System Design Course Introduction and VHDL Fundamentals (Lecture #1)

ECE Digital System Design2 Course Introduction (see Syllabus)

ECE Digital System Design3 Expectations

ECE Digital System Design4 I (Dr. Lorie) am expected to: 1.Properly prepare for each lecture. 2.Attend every class. 3.Do my best to teach the material so that the students learn and understand it. 4.Be available during office hours and other scheduled meeting times to answer questions. 5.Give exams that fairly test the students on the material taught in the class.

ECE Digital System Design5 You (the student) are expected to: 1.Attend class. 2.Spend a minimum of 9 hours each week outside of class learning the material. 3.Read the text book. 4.Do the homework. 5.Attend the lab and complete all of the lab experiments.

ECE Digital System Design6 Questions?

ECE Digital System Design7 The Design Process

ECE Digital System Design8

9

10 Design conception VHDL Schematic capture DESIGN ENTRY Design correct? Functional simulation No Yes No Synthesis Physical design Chip configuration Timing requirements met? Timing simulation

ECE Digital System Design11 VHDL Fundamentals

ECE Digital System Design12 Introduction to VHDL What is VHDL?  Very High Speed Integrated Circuit (VHSIC)  Hardware  Description  Language VHDL: a formal language for specifying the behavior and structure of a digital circuit. Note: there are hardware description languages other than VHDL, namely Verilog.

ECE Digital System Design13 Basic VHDL Convention VHDL is case insensitive Naming and Labeling  All names should start with a letter  Should contain only alphanumeric characters, and the underscore; no other characters allowed Should not have two consecutive underscores Should not end with an underscore  All names and labels in a given entity and architecture must be unique

ECE Digital System Design14 Basic VHDL Convention Free format language  i.e. allows spacing for readability Comments start with “--” and end at end of line Use one file per entity File names and entity names should match

ECE Digital System Design15 Logic Circuits in VHDL VHDL description includes two parts  Entity statement  Architecture statement Entity  Describes the interface (i.e. inputs and outputs) Architecture  Describes the circuit implementation

ECE Digital System Design16 The Entity Statement Keyword: Entity Requires a name Specifies the input and output ports  Ports have Name Mode Data type

ECE Digital System Design17 Ports: Mode IN  Driver outside entity  Can be read OUT  Driver inside entity  Cannot be read INOUT  Driver inside and outside entity  Can be read BUFFER  Driver inside entity  Can be read

ECE Digital System Design18 The Architecture Statement Keyword: Architecture Requires a name  The model is typically chosen as the name References the name in the associated Entity Specifies the functionality of the Entity  Using one of several types of implementations Architecture is associated with an entity  There can be multiple architectures for one entity, but only one can associated at a time.

ECE Digital System Design19 The Architecture Statement VHDL Architecture Models  FunctionalLogic Functions  BehavioralIncludes Timing Information  StructuralIncludes Components and “Wires”  PhysicalSpecifies Package Information Each model can be used to describe the functionality of a logic circuit. Models are not mutually exclusive.

ECE Digital System Design20 VHDL: Signals Can be wires or buses (groups of wires)  Wire SIGNAL a:STD_LOGIC;  Bus (with 8 wires) SIGNAL b8: STD_LOGIC_VECTOR(7 DOWNTO 0);  Bus (with 16 wires) SIGNAL b16: STD_LOGIC_VECTOR(15 DOWNTO 0); Can be used to connect entities Used in the structural architecture model

ECE Digital System Design21 f x 3 x 1 x 2 VHDL Example Entity Architecture

ECE Digital System Design22 ENTITY example1 IS PORT ( x1, x2, x3 : IN BIT ; f : OUT BIT ) ; END example1 ; mode data type VHDL Example name

ECE Digital System Design23 ARCHITECTURE LogicFunc OF example1 IS BEGIN f <= (x1 AND x2) OR (NOT x2 AND x3) ; END LogicFunc ; Architecture name Entity name Boolean expression VHDL Example