Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Chapter 9 Memory Organization

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Chapter Outline Hierarchical Memory SystemsHierarchical Memory Systems Cache MemoryCache Memory Virtual MemoryVirtual Memory Pentium/Windows Memory SystemPentium/Windows Memory System

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Memory Hierarchy

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Associative Memory Data RegisterData Register

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Associative Memory Data RegisterData Register Mask RegisterMask Register

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Associative Memory Data RegisterData Register Mask RegisterMask Register Match RegisterMatch Register

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Associative Memory

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Associative Cache

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Data Lines/Blocks Multiple consecutive words form a lineMultiple consecutive words form a line

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Data Lines/Blocks Multiple consecutive words form a lineMultiple consecutive words form a line All data in a line is moved togetherAll data in a line is moved together

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Data Lines/Blocks Multiple consecutive words form a lineMultiple consecutive words form a line All data in a line is moved togetherAll data in a line is moved together Takes advantage of locality of referenceTakes advantage of locality of reference

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Associative Cache with a Line Size of 4 Bytes

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Direct Mapped Cache

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Direct Mapped Cache with a Line Size of 4 Bytes

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Drawbacks of Direct Mapped Cache : JUMP 1000H : JUMP 0000H

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Set-Associative Cache

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Set-Associative Cache with a Line Size of 4 Bytes

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Data Replacement Policies FIFOFIFO

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Data Replacement Policies FIFOFIFO LRULRU

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Data Replacement Policies FIFOFIFO LRULRU RandomRandom

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Example

Example

Example

Example

Writing Data to Cache Write backWrite back Write throughWrite through Write allocateWrite allocate Write no-allocateWrite no-allocate

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Cache Performance Hits and missesHits and misses

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Cache Performance Hits and missesHits and misses Hit ratioHit ratio

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Cache Performance Hits and missesHits and misses Hit ratioHit ratio Average memory access timeAverage memory access time

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Cache Activity - Associative Cache

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Cache Activity - Associative Cache

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Cache Activity - Direct Mapped Cache

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Cache Activity - Direct Mapped Cache

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Cache Activity - 2-Way Set- Associative Cache

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Cache Activity - 2-Way Set- Associative Cache

Images courtesy of Addison Wesley Longman, Inc. Copyright © Way Set-Associative Cache with a Line Size of 2

Images courtesy of Addison Wesley Longman, Inc. Copyright © Way Set-Associative Cache with a Line Size of 2

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Virtual Memory Memory Management Unit (MMU)Memory Management Unit (MMU)

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Virtual Memory Memory Management Unit (MMU)Memory Management Unit (MMU) Swap disk/fileSwap disk/file

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Virtual Memory Memory Management Unit (MMU)Memory Management Unit (MMU) Swap disk/fileSwap disk/file Logical addressLogical address

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Virtual Memory Memory Management Unit (MMU)Memory Management Unit (MMU) Swap disk/fileSwap disk/file Logical addressLogical address Physical addressPhysical address

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Paging - Pages and Frames

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 MMU Configuration

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Page Table

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Address Conversion

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Translation Lookaside Buffer

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Example

Example

Segmentation

Fragmentation Internal fragmentationInternal fragmentation

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Fragmentation Internal fragmentationInternal fragmentation External fragmentationExternal fragmentation

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Fragmentation Internal fragmentationInternal fragmentation External fragmentationExternal fragmentation

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Beyond the Basics Split cacheSplit cache

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Beyond the Basics Split cacheSplit cache Multilevel page tableMultilevel page table

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Multilevel Page Table

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Pentium/Windows NT Memory Management 8 KB

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Pentium/Windows NT Cache Memory Management 16KB L1 split cache16KB L1 split cache –2-way set-associative –Line size of 32 bytes TLB used for cache and virtual memoryTLB used for cache and virtual memory Pseudo-LRU replacement policyPseudo-LRU replacement policy 256K L2 unified cache256K L2 unified cache –4-way set-associative

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Pentium/Windows NT Virtual Memory Management 4 GB address space4 GB address space –Low-order 2 GB for individual processes –High-order 2 GB for Windows NT components Uses paging, not segmentationUses paging, not segmentation 10-bit page directory pointer + 10-bit offset10-bit page directory pointer + 10-bit offset Uses the same TLBs as cache memoryUses the same TLBs as cache memory

Images courtesy of Addison Wesley Longman, Inc. Copyright © 2001 Summary Hierarchical Memory SystemsHierarchical Memory Systems Cache MemoryCache Memory Virtual MemoryVirtual Memory Pentium/Windows Memory SystemPentium/Windows Memory System