ECE 331 – Digital System Design Logic Circuit Design (Lecture #7)

Slides:

Advertisements

Similar presentations

Digital Circuits. Review – Getting the truth table The first step in designing a digital circuit usually is to get the truth table. That is, for every.

Advertisements

ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.

CDA 3100 Recitation Week 10.

Combinational Circuits CS370 – Spring BCD to 7 Segment Display Controller Understanding the problem: input is a 4 bit bcd digit output is the control.

1 Combinational Logic Design&Analysis. 2 Introduction We have learned all the prerequisite material: – Truth tables and Boolean expressions describe functions.

Combinational Logic Design

1 Homework Reading –Tokheim, Section 5-10, 7-4 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.

ECE 301 – Digital Electronics Circuit Design and Analysis (Lecture #9A) The slides included herein were taken from the materials accompanying Fundamentals.

ECE 331 – Digital System Design

08/07/041 CSE-221 Digital Logic Design (DLD) Lecture-8:

Combinational Logic Discussion D2.5. Combinational Logic Combinational Logic inputsoutputs Outputs depend only on the current inputs.

CSCE 211: Digital Logic Design

ENGIN112 L13: Combinational Design Procedure October 1, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 13 Combinational Design Procedure.

DIGITAL SYSTEMS TCE OTHER COMBINATIONAL LOGIC CIRCUITS WEEK 7 AND WEEK 8 (LECTURE 1 OF 3) COMPARATORS CODE CONVERTERS.

CS 151 Digital Systems Design Lecture 13 Combinational Design Procedure.

Combinational Logic1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.

COE 202: Digital Logic Design Combinational Circuits Part 1

ECE 331 – Digital System Design Karnaugh Maps and Determining a Minimal Cover (Lecture #7) The slides included herein were taken from the materials accompanying.

Chapter 3 Combinational Logic Design

ECE 301 – Digital Electronics Multiplexers and Demultiplexers (Lecture #12)

Combinational Logic Design

Lecture 13 Problems (Mano)

Computer Organization and Assembly Language: Chapter 7 The Karnaugh Maps September 30, 2013 By Engineer. Bilal Ahmad.

CS 105 Digital Logic Design

Digital Logic Lecture 08 By Amr Al-Awamry. Combinational Logic 1 A combinational circuit consists of an interconnection of logic gates. Combinational.

Combinational Logic Design CS341 Digital Logic and Computer Organization F2003.

ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Decoders.

CS 151: Digital Design Chapter 3 3-8: Encoding. CS 151 Encoding Encoding - the opposite of decoding - the conversion of a maximum of 2 n input code to.

Combinational Logic Design

Logic Function Optimization. Combinational Logic Circuit Regular SOP and POS designs Do not care expressions Digital logic circuit applications Karnaugh.

CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.

Dr. Ahmed El-Bialy, Dr. Sahar Fawzy Combinational Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.

KARNAUGH MAP – Digital Circuit 1 Choopan Rattanapoka.

Apr. 3, 2000Systems Architecture I1 Systems Architecture I (CS ) Lecture 3: Review of Digital Circuits and Logic Design Jeremy R. Johnson Mon. Apr.

Digital Systems I EEC 180A Lecture 4 Bevan M. Baas.

Chapter 2Basic Digital Logic1 Chapter 2. Basic Digital Logic2 Outlines  Basic Digital Logic Gates  Two types of digital logic circuits Combinational.

1 Combinational Logic Design Digital Computer Logic Kashif Bashir

Logical Circuit Design Week 6,7: Logic Design of Combinational Circuits Mentor Hamiti, MSc Office ,

ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.

ECE 331 – Digital System Design Circuit Design and Analysis (Lecture #9A) The slides included herein were taken from the materials accompanying Fundamentals.

Logic Design CS 270: Mathematical Foundations of Computer Science Jeremy Johnson.

CS151 Introduction to Digital Design

Lecture 11 Combinational Design Procedure

1 Lecture 12 More about Combinational Analysis and Design Procedures.

ECE 320 Homework #3 1. Simplify the Boolean function F using the don’t care conditions d, in both S.O.P. and P.O.S. form: a) F=A’B’D’+A’CD+A’BC d=A’BC’D+ACD+AB’D’

1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.

CS151 Introduction to Digital Design Chapter 3: Combinational Logic Design 3-1 Design Procedure 1Created by: Ms.Amany AlSaleh.

Logic Design CS221 1 st Term combinational circuits Cairo University Faculty of Computers and Information.

Karnaugh Maps (K-Maps)

Module 11.  In Module 9, we have been introduced to the concept of combinational logic circuits through the examples of binary adders.  Meanwhile, in.

ECE 301 – Digital Electronics Logic Circuit Design (Lecture #9)

Chapter 0 – Week 2 Combinational Logic Design. What have been discussed Design hierarchy –Top – down –Bottom – up CAD HDL Logic synthesis.

ECE 301 – Digital Electronics Minimizing Boolean Expressions using K-maps, The Minimal Cover, and Incompletely Specified Boolean Functions (Lecture #6)

ECE DIGITAL LOGIC LECTURE 11: STANDARD CIRCUITS Assistant Prof. Fareena Saqib Florida Institute of Technology Fall 2015, 09/24/2015.

Logic Design (CE1111 ) Lecture 4 (Chapter 4) Combinational Logic Prepared by Dr. Lamiaa Elshenawy 1.

ACOE161Digital Circuit Design1 Design Of Combinational Logic Circuits.

Decoder. 2 ABC 3:8 dec O0O0 O1O1 O2O2 A B C Enb S2S2 S1S1 S0S0 O3O3 O4O4 O5O5 O6O6 O7O7 EABC O0O0 O1O1 O2O2 O3O3 O4O4 O5O5 O6O6 O7O7 0XXX

Decoders A decoder is a logic circuit that detects the presence of a specific combination of bits at its input. Two simple decoders that detect the presence.

Discrete Systems I Lecture 09 Minterms and Decoders Profs. Koike and Yukita.

Digital Logic Design. Truth Table  Logic Circuit 1. Start with truth table 2. When your output is a 1, figure out the combination of inputs, ANDs, and.

Lecture 1 Gunjeet kaur Dronacharya group of institutions.

Karnaugh Maps (K-Maps)

Homework Reading Tokheim, Section 5-10, 7-4.

13 Digital Logic Circuits.

Gates Type AND denoted by X.Y OR denoted by X + Y NOR denoted by X + Y

Combinational Circuits

Digital System Design Combinational Logic

Adder, Subtructer, Encoder, Decoder, Multiplexer, Demultiplexer

Digital Circuits.

Presentation transcript:

ECE 331 – Digital System Design Logic Circuit Design (Lecture #7)

ECE Digital System Design2 Design Concepts Combinational Logic Circuits  Outputs are functions of (present) inputs  No memory  Can be described using Boolean expressions Hierarchical design  Used to solve large design problems  Break problem into smaller (sub-)problems  Solve each sub-problem (i.e. realize design)  Combine individual solutions

ECE Digital System Design3 Design Concepts Specification  Describes the problem to be solved.  Describes what needs to be done, not how to do it. Implementation  Describes how the problem is solved.

ECE Digital System Design4 Design Concepts Issues  Most solutions are not unique. More than one solution may meet the specifications.  Cannot always satisfy all of the requirements.  Must identify (and study) design tradeoffs. Cost Speed Power consumption etc.

ECE Digital System Design5 Design Process 1. Identify requirements (i.e. circuit specifications) 2. Determine the inputs and outputs. 3. Derive the Truth Table 4. Determine simplified Boolean expression(s) 5. Implement solution 6. Verify solution

ECE Digital System Design6 Exercise: Design a combinational logic circuit to meet the following specifications: 1. 3-bit input (A = a 2 a 1 a 0 ) 2. 1-bit output (z) 3. Output is high (logic 1) when 2 < A <= 5.

ECE Digital System Design7 Example: Design a 7-Segment Decoder

ECE Digital System Design8 1. Circuit Specification The 7-Segment Decoder must decode Binary Coded Decimal (BCD) digits so that they can be displayed on a 7-Segment Display. 7-Segment Decoder

ECE Digital System Design9 2. Determine Inputs and Outputs Input: Binary Coded Decimal digits 7-Segment Decoder

ECE Digital System Design10 Binary Coded Decimal Assign a 4-bit code to each decimal digit.  A 4-bit code can represent 16 values.  There are only 10 digits in the decimal number system. Unassigned codes are not used.  How do we interpret these unused codes? Hint: think about K-maps.

ECE Digital System Design11 BCD Digits Decimal DigitBCD Code

ECE Digital System Design12 2. Determine Inputs and Outputs Output: 7-Segment Display 7-Segment Decoder

ECE Digital System Design13 7-Segment Display

ECE Digital System Design14 7-Segment Display

ECE Digital System Design15 3. Derive Truth Table 7-Segment Decoder

ECE Digital System Design16 7-Segment Decoder wxyzABCDEFG# dd- 1011dd- 1100dd- 1101dd- 1110dd- 1111dd-

ECE Digital System Design17 4. Determine simplified Boolean expression(s) 7-Segment Decoder

ECE Digital System Design18 7-Segment Decoder y z w x dddd 11dd A A = ?

ECE Digital System Design19 7-Segment Decoder y z w x dddd 11dd B B = ?

ECE Digital System Design20 Student Exercise: Determine the minimized Boolean expression for each of the segments of the 7-Segment Display. 7-Segment Decoder

ECE Digital System Design21 5. Implement Solution 6. Verify Solution 7-Segment Decoder

ECE Digital System Design22 Multiple-Output Logic Circuits

ECE Digital System Design23 Example: Given two functions, F 1 and F 2, of the same input variables x 1.. x 4, design the minimum-cost implementation. Multiple-Output Logic Circuits

ECE Digital System Design24 x 1 x 2 x 3 x (a) Function 1 f 1 x 1 x 2 x 3 x (b) Function f 2 F1 = X1'.X3 + X1.X3' + X2.X3'.X4 F1 = X1'.X3 + X1.X3' + X2.X3.X4 Multiple-Output Logic Circuits

ECE Digital System Design25 f 1 f 2 x 2 x 3 x 4 x 1 x 3 x 1 x 3 x 2 x 3 x 4 (c) Combined circuit for f 1 f 2 and Multiple-Output Logic Circuits

ECE Digital System Design26 Example: Given two functions, F 3 and F 4, of the same input variables x 1.. x 4, design the minimum-cost implementation for the combined circuit. Note: the minimum-cost implementation for the combined circuit may not be the same as the minimum-cost implementations for the individual circuits. Multiple-Output Logic Circuits

ECE Digital System Design27 x 1 x 2 x 3 x (a) Optimal realization of(b) Optimal realization of 1 f 3 f x 1 x 2 x 3 x F3 = X1'.X4 + X2.X4 + X1'.X2.X3F3 = X2'.X4 + X1.X4 + X1'.X2.X3.X4' Logic Gates required: 2 2-input AND 1 3-input AND 1 3-input OR Logic Gates required: 2 2-input AND 1 4-input AND 1 3-input OR Total Gates and Inputs required: 8 Logic Gates 21 Inputs Multiple-Output Logic Circuits

ECE Digital System Design28 (c) Optimal realization of f 3 x 1 x 2 x 3 x x 1 x 2 x 3 x andtogether f 4 F3 = X1'.X4 + X1.X2.X4 + X1'.X2.X3.X4'F3 = X2'.X4 + X1.X2.X4 + X1'.X2.X3.X4' Logic Gates required: 1 2-input AND 1 3-input AND 1 4-input AND 1 3-input OR Logic Gates required: 1 2-input AND 1 3-input AND 1 4-input AND 1 3-input OR Total Gates and Inputs required: 6 Logic Gates 17 Inputs shared logic gates Multiple-Output Logic Circuits

ECE Digital System Design29 f 3 f 4 x 1 x 4 x 3 x 4 x 1 x 1 x 2 x 2 x 4 x 4 (d) Combined circuit for f 3 f 4 and x 2 Multiple-Output Logic Circuit