© 2000 Prentice Hall Inc. Figure 12.1 Circuit symbol for the comparator. If v 1 > v 2, then v o is high; if v 1 < v 2, then v o is low.

Slides:



Advertisements
Similar presentations
The op-amp Differentiator
Advertisements

Figure An amplifier transfer characteristic that is linear except for output saturation.
Chapter 3. Amplifiers and Signal Processing John G. Webster
Signal Generators and Waveform-Shaping Circuits
Launchpad P1.1 attached to touch screen top P1.2 attached to touch screen right.
Digital Fundamentals Tenth Edition Floyd Chapter 12.
DIGITAL SYSTEMS TCE INTERFACING WITH ANALOG DEVICES (Week 12)
Interfacing with the Analog World Wen-Hung Liao, Ph.D.
1 Figure 9.36 The process of periodically sampling an analog signal. (a) Sample-and-hold (S/H) circuit. The switch closes for a small part (  seconds)
Previous Lecture 12 Voltage Dividers with Resistive loads.
EET260: A/D and D/A converters
1 Figure A positive-feedback loop capable of bistable operation. Bistable Multivibrators Generation of Square and Triangular Waveforms Figure
Fig (a) A popular limiter circuit. (b) Transfer characteristic of the limiter circuit; L - and L + are given by Eqs. (12.8) and (12.9), respectively.
Data-Converter Circuits
Comparator circuits An ideal comparator compares two input voltages and produces a logic output signal whose value (high or low) depends on which of the.
Digital Integrated Circuits© Prentice Hall 1995 Sequential Logic SEQUENTIAL LOGIC.
Waveform-Shaping Circuits
Oscillators With the addition of a capacitor and resistor, the Schmitt trigger can be turned into a simple oscillator. Technically, it’s known as an astable.
Timer and Its Application Circuit diagram ReturnNext.
Analog-to-Digital Converters
Operational-Amplifier and Data-Converter Circuits
LINEAR INTEGRATED CIRCUITS AND APPLICATIONS (EC1260 )
Chapter 3. Amplifiers and Signal Processing John G. Webster
© 2000 Prentice Hall Inc. Figure 7.1 The current mirror.
COMPARATOR WITH HYSTERESIS WINDOW COMPARATOR
Figure 2.1 Circuit symbol for the op amp.
© 2000 Prentice Hall Inc. Figure 3.1 Semiconductor diode.
Astable multivibrators I
Chapter 13 Signal Generators and Waveform- Shaping Circuits
Signal Generators and Waveform-Shaping Circuits
Op. Amps Applications. SJTU Zhou Lingling2 The Inverting Configuration.
Interfacing Devices Chapter 2. Objectives Identify the schematic diagrams, describe the operations, and calculate the outputs of the comparator, inverting,
Semiconductor Devices I Rectifiers Benchmark Companies Inc PO Box Aurora CO
Characteristics of Op-Amp &
Electronic Devices Ninth Edition Floyd Chapter 13.
Digital-to-Analog & Analog-to- Digital Conversion Anuroop Gaddam.
C H A P T E R 4 Diodes (non-linear devices)
Side 1 af Digital Control Systems Sampling, Z-transform, transfer function Reg1_slide4 Chap ,4,(5) J.Nybo Rev.:
Operational amplifier applications
Diode Circuits. Voltage Regulation Rectifier Circuit.
ELECTRICAL ENGINEERING: PRINCIPLES AND APPLICATIONS, Fourth Edition, by Allan R. Hambley, ©2008 Pearson Education, Inc. Lecture 26 Diode Models, Circuits.
Digital-to-Analog Analog-to-Digital Microprocessor Interface.
Unit-3 RECTIFIERS, FILTERS AND REGULATORS :Half wave rectifier, ripple factor, full wave rectifier, Harmonic components in a rectifier circuit, Inductor.
James Mackey Fundamentals of Power Supplies. James Mackey RectifierFilterRegulator AC Input AC Rectified (Pulsating DC) Smoothed DC Smoothed & Regulated.
2-1 McGraw-Hill Copyright © 2001 by the McGraw-Hill Companies, Inc. All rights reserved. Chapter 2 Diode Circuits.
Microelectronic Circuits SJTU Yang Hua Chapter 12 Signal generators and waveform-shaping circuits Introduction 12.1 Basic principles of sinusoidal oscillators.
EMLAB 1 Chapter 4. Operational amplifiers
CHAPTER 19 Data Conversion. Objectives Describe and Analyze: Analog vs. Digital Signals Resolution Digital-to-Analog Conversion Analog-to Digital Conversion.
Electronics sessional
1 Data-Converter Circuits A/D and D/A Chapter 9 1.
Copyright  2004 by Oxford University Press, Inc. 1 Diode Circuits.
Lab Experiment: 2 Objectives: To understand the diode’s characteristics. Construct the Full wave bridge rectifier. Explain it’s wave form. Name of the.
Figure Analog-to-digital conversion.. Figure The DAC output is a staircase approximation to the original signal. Filtering removes the sharp.
Diode Rectifier Circuits Section 4.5. In this Lecture, we will:  Determine the operation and characteristics of diode rectifier circuits, which is the.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 13, slide 1 Introduction to Electronic Circuit Design.
9-1 McGraw-Hill Copyright © 2001 by the McGraw-Hill Companies, Inc. All rights reserved. Chapter Nine The Ideal Operational Amplifier.
Digital-to-Analog Analog-to-Digital Week 10. Data Handling Systems  Both data about the physical world and control signals sent to interact with the.
3 rd sem electrical Group:- 6 Vaibhav Bhavin Manav Kaushal Rajesh Hitesh
Rectifier A rectifier is an electrical device that converts alternating current (AC), which periodically reverses direction, to direct current (DC), which.
1 UNIT –V Signal Generators and Waveform- Shaping Circuits.
Digital-to-Analog Analog-to-Digital
Analog-Digital Conversion. Other types of ADC i. Dual Slope ADCs use a capacitor connected to a reference voltage. the capacitor voltage starts at zero.
Electronic Devices and Circuit Theory
ELEC I.G.A.I.JAYAWEERA PS/2014/134. Intro ducti on What is an Operational Amplifier?
Digital-to-Analog Analog-to-Digital
AC Inlet & AC Input Filter
Non-linear Op-Amp Circuits Tim. Content 1 Introduction 2 Zero Crossing Detector – 2.1 Non-Inverting Zero Crossing Detector 2.1 Non-Inverting Zero Crossing.
Wave Generation and Shaping
Multivibrator.
Signal Generators Oscillators November 2, 2007.
Presentation transcript:

© 2000 Prentice Hall Inc. Figure 12.1 Circuit symbol for the comparator. If v 1 > v 2, then v o is high; if v 1 < v 2, then v o is low.

© 2000 Prentice Hall Inc. Figure 12.2 Transfer characteristics of ideal comparators.

© 2000 Prentice Hall Inc. Figure 12.3 Transfer characteristic of a real comparator.

© 2000 Prentice Hall Inc. Figure 12.4 The LM111 has an open-collector output.

© 2000 Prentice Hall Inc. Figure 12.5 The input voltage v in is compared to the reference voltage V r.

© 2000 Prentice Hall Inc. Figure 12.6 Noise added to the input signal can cause undesired transitions in the output signal.

© 2000 Prentice Hall Inc. Figure 12.7 A Schmitt trigger is formed by using positive feedback with a comparator.

© 2000 Prentice Hall Inc. Figure 12.8 Noninverting Schmitt trigger.

© 2000 Prentice Hall Inc. Figure 12.9 Schmitt triggers that can be designed to have specified thresholds.

© 2000 Prentice Hall Inc. Figure Schmitt trigger designed in Example 12.1.

© 2000 Prentice Hall Inc. Figure Input voltage and output voltage versus time for the circuit of Figure

© 2000 Prentice Hall Inc. Figure Transfer characteristic for the Schmitt trigger of Example12.1.

© 2000 Prentice Hall Inc. Figure Answer for Exercise12.1.

© 2000 Prentice Hall Inc. Figure Answer for Exercise 12.2.

© 2000 Prentice Hall Inc. Figure Answer for Exercise 12.3.

© 2000 Prentice Hall Inc. Figure 12.16a Astable multivibrator.

© 2000 Prentice Hall Inc. Figure 12.16b Astable multivibrator.

© 2000 Prentice Hall Inc. Figure Waveforms of Figure 12.16b with t = 0 at the start of a positive half-cycle of v o (t).

© 2000 Prentice Hall Inc. Figure Astable multivibrator designed in Example 12.3.

© 2000 Prentice Hall Inc. Figure Simulated voltages for the circuit of Figure

© 2000 Prentice Hall Inc. Figure Circuit for Exercise 12.5.

© 2000 Prentice Hall Inc. Figure Answer for Exercise 12.5b.

© 2000 Prentice Hall Inc. Figure Circuit for Exercise 12.6.

© 2000 Prentice Hall Inc. Figure Answer for Exercise 12.6b.

© 2000 Prentice Hall Inc. Figure Simplified functional block diagram of 555 timer IC.

© 2000 Prentice Hall Inc. Figure Monostable multivibrator.

© 2000 Prentice Hall Inc. Figure Astable oscillator.

© 2000 Prentice Hall Inc. Figure Circuit for Exercises 12.7 and 12.8.

© 2000 Prentice Hall Inc. Figure Simple rectifier circuits such as this are not suitable for precision rectification of small-amplitude ac signals.

© 2000 Prentice Hall Inc. Figure 12.29a Precision half-wave rectifier.

© 2000 Prentice Hall Inc. Figure 12.29b Precision half-wave rectifier.

© 2000 Prentice Hall Inc. Figure Improved half-wave rectifier.

© 2000 Prentice Hall Inc. Figure Precision full-wave rectifier.

© 2000 Prentice Hall Inc. Figure See Exercise

© 2000 Prentice Hall Inc. Figure Simple peak detector.

© 2000 Prentice Hall Inc. Figure Precision peak detector.

© 2000 Prentice Hall Inc. Figure Answers for Exercise

© 2000 Prentice Hall Inc. Figure 12.36a Sample-and-hold circuit.

© 2000 Prentice Hall Inc. Figure 12.36b Sample-and-hold circuit.

© 2000 Prentice Hall Inc. Figure 12.37a Precision clamp circuit.

© 2000 Prentice Hall Inc. Figure 12.37b Precision clamp circuit.

© 2000 Prentice Hall Inc. Figure 12.38a Answers for Exercise

© 2000 Prentice Hall Inc. Figure 12.38b Answers for Exercise

© 2000 Prentice Hall Inc. Figure Analog-to-digital conversion.

© 2000 Prentice Hall Inc. Figure The DAC output is a staircase approximation to the original signal. Filtering removes the sharp corners. (Note: In addition to smoothing, the filter delays the signal. The delay is not shown.)

© 2000 Prentice Hall Inc. Figure Circuit symbol for a digital-to-analog converter.

© 2000 Prentice Hall Inc. Figure DACs can be implemented using a weighted-resistance network. (Note: If d i = 1, the corresponding switch is to the right-hand side. For d i = 0, the i th switch is to the left-hand side.)

© 2000 Prentice Hall Inc. Figure An R -- 2R ladder network. The resistance seen looking into each section is 2R. Thus, the reference current splits in half at each node.

© 2000 Prentice Hall Inc. Figure An n-bit DAC based on the R–2R ladder network.

© 2000 Prentice Hall Inc. Figure A practical n-bit DAC based on BJT technology that uses emitter-coupled pairs as current switches.

© 2000 Prentice Hall Inc. Figure 12.46a Switched-capacitance DACs.

© 2000 Prentice Hall Inc. Figure 12.46b Switched-capacitance DACs.

© 2000 Prentice Hall Inc. Figure Conceptual block diagram of an analog-to-digital converter.

© 2000 Prentice Hall Inc. Figure A flash converter.

© 2000 Prentice Hall Inc. Figure Output versus input for a 3-bit ADC.

© 2000 Prentice Hall Inc. Figure 12.50a Dual-slope ADC.

© 2000 Prentice Hall Inc. Figure 12.50b Dual-slope ADC.

© 2000 Prentice Hall Inc. Figure 12.51a Successive approximation ADC.

© 2000 Prentice Hall Inc. Figure 12.51b Successive approximation ADC.