ACOE2551 Microprocessors Common TTL Devices used in Microprocessor Systems.

Slides:



Advertisements
Similar presentations
Chapter /8088 Hardware Specifications
Advertisements

Encoders Three-state devices Multiplexers
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Khaled A. Al-Utaibi 8086 Bus Design Khaled A. Al-Utaibi
Dr A Sahu Dept of Computer Science & Engineering IIT Guwahati.
Sequential Digital Circuits Dr. Costas Kyriacou and Dr. Konstantinos Tatas.
82C55 82C55 Programmable Peripheral Interface Interfacing Part III.
Sequential logic circuits. 2 Outline Sequential Circuit Models –Asynchronous –Synchronous Latches Flip-Flops.
COMP3221: Microprocessors and Embedded Systems Lecture 17: Computer Buses and Parallel Input/Output (I) Lecturer: Hui.
Latches Chapter 14 Subject: Digital System Year: 2009.
- Microprocessor - Programming 8255 Mode 1 (slide ) Prepared by: Mahmoud Abdullah Mahdi (33)
Decoder.
1 TK2633TK Microprocessor Architecture DR MASRI AYOB.
Courtesy of Prof. Nikolic (Berkeley). Multiplexer.
Combinational Logic and Verilog
5.6 Three-State Devices ReturnNext Three-State Buffers The most basic three-state device is a three- state buffer, often called a three-state driver. Various.
IC Packages. 2 Integration SSI  Small-Scale Integration −Several gates in a package MSI  Medium-Scale Integration −Tens of gates in a package LSI 
ECE 447 Fall 2009 Lecture 6: TI MSP430 IO Interfacing.
ECE 447: Lecture 6 Input/Output Interfacing LEDs, Button Switches & Port Multiplexing.
SEQUENTIAL CIRCUITS USING TTL 74XX ICS
ReVieW Combinational & Sequential Logic Circuit EKT 221 / 4 DIGITAL ELECTRONICS II.
Sequential Circuits. Combinational Circuits + Storage element output depends both on previous state and input Fig. 5-1.
Dr. Rabie A. Ramadan Al-Azhar University Lecture 6
CprE 211 Break-out Board Layout
8086/8088 Hardware Specifications A Course in Microprocessor Electrical Engineering Dept. University of Indonesia.
BASIC INPUT AND OUTPUT INTERFACING.  8085A communicate with outside world using the I/O devices.  Since memory and I/O devices share the system bus,
MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5) Dr. Costas Kyriacou and Dr. Konstantinos Tatas ACOE161 - Digital Logic.
Three-state devices Multiplexers
Eng.Samra Essalaimeh Philadelphia University 2013/ nd Semester PIC Microcontrollers.
Инвестиционный паспорт Муниципального образования «Целинский район»
(x – 8) (x + 8) = 0 x – 8 = 0 x + 8 = x = 8 x = (x + 5) (x + 2) = 0 x + 5 = 0 x + 2 = x = - 5 x = - 2.
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits II.
Integrated Circuits. Integrated Circuit (IC) A silicon crystal (chip) containing electronic components that create the logic gates we’ve been looking.
Math – What is a Function? 1. 2 input output function.
INTRODUCTION.  Upon completing this topic, you should be able to: Illustrate a basic elements of digital computer system and their functions, Depicts.
12/16/  List the elements of 8255A Programmable Peripheral Interface (PPI)  Explain its various operating modes  Develop a simple program to.
1 CS 151: Introduction to Digital Design Chapter 2-10 High Impedance Outputs.
ECE 3110: Introduction to Digital Systems Chapter 5 Combinational Logic Design Practices Three-state devices Multiplexers.
Logic Design CS221 1 st Term Storage (memory) Cairo University Faculty of Computers and Information.
Tri state Buffers. Tri state buffer I/PO/P Strobe.
Chapter 10 Flip-Flops and Registers 1. Objectives You should be able to: Explain the internal circuit operation of S-R and gated S-R flip-flops. Explain.
Decoders. A decoder is multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs. Input code with fewer bits than the.
Basic LED Interface.
Figure 10.1 Cross-NOR S-R flip-flop: (a) Set condition; (b) Reset condition.
Dept. of Electrical and Computer Eng., NCTU 1 Lab 8. D-type Flip-Flop Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu.
MACHINE CYCLE AND T-STATE
ECE 353 Introduction to Microprocessor Systems Michael J. Schulte Week 9.
8085 FAQ R.RAJKUMAR DEPT OF CSE SRM UNIVERSITY. FAQ What is a Microprocessor? - Microprocessor is a program-controlled device, which fetches the instructions.
Memory Systems 3/17/ Memory Classes Main Memory Invariably comprises solid state semiconductor devices Interfaces directly with the three bus architecture.
3/19/  Differentiate the class of memory  List the type of main memory  Explain memory architecture and operation  Draw memory map  Design.
网上报账系统包括以下业务: 日常报销 差旅费报销 借款业务 1. 填写报销内容 2. 选择支付方式 (或冲销借款) 3. 提交预约单 4. 打印预约单并同分类粘 贴好的发票一起送至财务 处 预约报销步骤: 网上报账系统 薪酬发放管理系统 财务查询系统 1.
Decoder. 2 ABC 3:8 dec O0O0 O1O1 O2O2 A B C Enb S2S2 S1S1 S0S0 O3O3 O4O4 O5O5 O6O6 O7O7 EABC O0O0 O1O1 O2O2 O3O3 O4O4 O5O5 O6O6 O7O7 0XXX
照片档案整理 一、照片档案的含义 二、照片档案的归档范围 三、 卷内照片的分类、组卷、排序与编号 四、填写照片档案说明 五、照片档案编目及封面、备考填写 六、数码照片整理方法 七、照片档案的保管与保护.
공무원연금관리공단 광주지부 공무원대부등 공적연금 연계제도 공무원연금관리공단 광주지부. 공적연금 연계제도 국민연금과 직역연금 ( 공무원 / 사학 / 군인 / 별정우체국 ) 간의 연계가 이루어지지 않고 있 어 공적연금의 사각지대가 발생해 노후생활안정 달성 미흡 연계제도 시행전.
Жюль Верн ( ). Я мальчиком мечтал, читая Жюля Верна, Что тени вымысла плоть обретут для нас; Что поплывет судно громадней «Грейт Истерна»; Что.
ACOE161 (Spring2007)MSI Devices1 Revision on MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5)
Microprocessor Communication and Bus Timing
Lecture 6: TI MSP430 IO Interfacing
8085 Microprocessor Architecture
Latches and Flip-flops
Programmable Peripheral Interface
Tri-state Buffers and Drivers By Taweesak Reungpeerakul
8085 Microprocessor Architecture
82C55 Programmable Peripheral Interface
FIGURE 10.1 Rectangular‐shape graphic symbols for gates
Function Notation “f of x” Input = x Output = f(x) = y.
Diagrams.
8085 Microprocessor Architecture
Sequential Digital Circuits
The Programmable Peripheral Interface (8255A)
Presentation transcript:

ACOE2551 Microprocessors Common TTL Devices used in Microprocessor Systems

ACOE2552 Decoders Dual 2-to-4 Decoder (74XX139)3-to-8 Decoder (74XX138)

ACOE2553 Buffers Octal Buffer (74XX244)Octal Bidirectional Buffer (74XX245) If E1 = 0 then Y (3..0) = I (3..0) else Y (3..0) = Hi-Z (i.e Open) If E2 = 0 then Y (7..4) = I (7..4) else Y (7..4) = Hi-Z (i.e Open) If G = 1 then A (7..0) = Hi-Z and B (7..0) = Hi-Z else (if G = 0) and DIR = 0 then A (7..0) = B (7..0) else (if G = 0) and DIR = 1 then B (7..0) = A (7..0)

ACOE2554 Latches Octal Latch (74XX373, 74XX573) If E = 1 then the data at the D inputs [D (7..0) ] is latched into the flip-flops. If E = 0 then the outputs of the flip-flops do not change, irrespective of the data at the D inputs [D (7..0) ]. If OE = 0 then the outputs of the flip-flops appear at the Q (7..0) outputs, else Q (7..0) = Hi-Z (i.e Open)

ACOE2555 Octal Buffers