Complex CMOS Logic Gates

Slides:



Advertisements
Similar presentations
Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.
Advertisements

COMBINATIONAL LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
CMOS Circuits.
Digital CMOS Logic Circuits
Transmission Gate Based Circuits
Topic 8 Complementary MOS (CMOS) Logic Design
CSET 4650 Field Programmable Logic Devices
Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright © 2010 by Oxford University Press, Inc. C H A P T E R 13 CMOS Digital Logic Circuits.
S. RossEECS 40 Spring 2003 Lecture 22 Inside the CMOS inverter, no I D current flows through transistors when input is logic 1 or logic 0, because the.
Lecture #26 Gate delays, MOS logic
EE 4271 VLSI Design, Fall 2011 CMOS Combinational Gate.
Copyright 2001, Regents of University of California Lecture 18: 04/0703 A.R. Neureuther Version Date 04/03/03 EECS 42 Intro. electronics for CS Spring.
Optimal Layout of CMOS Functional Arrays ECE665- Computer Algorithms Optimal Layout of CMOS Functional Arrays T akao Uehara William M. VanCleemput Presented.
EE 365 Introduction, Logic Circuits. Digital Logic Binary system -- 0 & 1, LOW & HIGH, negated and asserted. Basic building blocks -- AND, OR, NOT.
EE365 Adv. Digital Circuit Design Clarkson University Lecture #4
© Digital Integrated Circuits 2nd Inverter CMOS Inverter: Digital Workhorse  Best Figures of Merit in CMOS Family  Noise Immunity  Performance  Power/Buffer.
Lecture #24 Gates to circuits
Physical States for Bits. Black Box Representations.
Combinational MOS Logic Circuit
Lecture #25 Timing issues
CS 140L Lecture 1 Professor CK Cheng 3/31/02. CMOS Logic (3.2 – 3.6) Complementary Metal-Oxide Semiconductor.
10/25/2004EE 42 fall 2004 lecture 231 Lecture #23 Synthesis Next week: Converting gates into circuits.
Digital CMOS Logic Circuits
Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.
Field-Effect Transistors 1.Understand MOSFET operation. 2. Understand the basic operation of CMOS logic gates. 3. Make use of p-fet and n-fet for logic.
Lecture 21, Slide 1EECS40, Fall 2004Prof. White Lecture #21 OUTLINE –Sequential logic circuits –Fan-out –Propagation delay –CMOS power consumption Reading:
ECE 331 – Digital System Design Transistor Technologies, and Realizing Logic Gates using CMOS Circuits (Lecture #23)
Chapter 7 Complementary MOS (CMOS) Logic Design
1 Delay Estimation Most digital designs have multiple data paths some of which are not critical. The critical path is defined as the path the offers the.
1 Digital CMOS Logic Circuits. Introduction CMOS is by far the most popular technology for the implementation of digital systems. The small size, ease.
EE 5900 Advanced Algorithms for Robust VLSI CAD, Spring 2009
MOS Transistors The gate material of Metal Oxide Semiconductor Field Effect Transistors was original made of metal hence the name. Present day devices’
Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright © 2010 by Oxford University Press, Inc. C H A P T E R 14 Advanced MOS and Bipolar Logic Circuits.
Review: CMOS Inverter: Dynamic
CMOS Digital Integrated Circuits
Ratioed Circuits Ratioed circuits use weak pull-up and stronger pull-down networks. The input capacitance is reduced and hence logical effort. Correct.
Complementary CMOS Logic Style Construction (cont.)
1 Euler Graph Using Euler graph to draw layout. 2 Graph Representation Graph consists of vertices and edges. Circuit node = vertex. Transistor = edge.
Figure 3.1 Logic values as voltage levels Figure 3.2 NMOS transistor as a switch DrainSource x = "low"x = "high" (a) A simple switch controlled by the.
Chapter 1 Combinational CMOS Logic Circuits Lecture # 4 Pass Transistors and Transmission Gates.
3. Logic Gate 3.1 Introduction static, fully complementary CMOS psudo-nMOS, domino logic 3.2 Combinational Logic Functions combinational logic ---- specification.
ECE442: Digital ElectronicsSpring 2008, CSUN, Zahid Static CMOS Logic ECE442: Digital Electronics.
ECE2030 Introduction to Computer Engineering Lecture 4: CMOS Network Prof. Hsien-Hsin Sean Lee School of Electrical and Computer Engineering Georgia Tech.
EE210 Digital Electronics Class Lecture 9 April 08, 2009.
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
Chapter 6 (I) Designing Combinational Logic Circuits Static CMOS
Linear Delay Model In general the propagation delay of a gate can be written as: d = f + p –p is the delay due to intrinsic capacitance. –f is the effort.
HOMEWORK 4-1 Compute the low and high noise margins using the following transfer curve of a Pseudo-pMOS inverter.
Advanced VLSI Design Unit 04: Combinational and Sequential Circuits.
Chapter 7 Complementary MOS (CMOS) Logic Design
EE141 © Digital Integrated Circuits 2nd Devices 1 Goal of this lecture  Present understanding of device operation  nMOS/pMOS as switches  How to design.
1. Digital cmos.2 10/15 Figure 10.1 Digital IC technologies and logic-circuit families. Digital IC Technologies CMOS & Pass Transistor Logic dominate.
Introduction to Electronic Circuit Design
1 Contents Reviewed Rabaey CH 3, 4, and 6. 2 Physical Structure of MOS Transistors: the NMOS [Adapted from Principles of CMOS VLSI Design by Weste & Eshraghian]
EE210 Digital Electronics Class Lecture 10 April 08, 2009
Solid-State Devices & Circuits
Static CMOS Logic Seating chart updates
Chapter 6 Copyright © 2004 The McGraw-Hill Companies, Inc. All rights reserved. High-Speed CMOS Logic Design.
EE141 © Digital Integrated Circuits 2nd Combinational Circuits 1 A few notes for your design  Finger and multiplier in schematic design  Parametric analysis.
Solid-State Devices & Circuits
CMOS Logic Gates. NMOS transistor acts as a switch 2 When gate voltage is 0 V No channel is formed current does not flow easily “open switch” When gate.
EE415 VLSI Design. Read 4.1, 4.2 COMBINATIONAL LOGIC.
EE141 Combinational Circuits 1 Chapter 6 (I) Designing Combinational Logic Circuits Static CMOSStatic CMOS Pass Transistor LogicPass Transistor Logic V1.0.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 4: September 14, 2011 Gates from Transistors.
1 ECE2030 Introduction to Computer Engineering Lecture 4: CMOS Network Prof. Hsien-Hsin Sean Lee School of ECE Georgia Institute of Technology.
CSE477 L06 Static CMOS Logic.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 06: Static CMOS Logic Mary Jane Irwin (
STICK Diagrams UNIT III : VLSI CIRCUIT DESIGN PROCESSES VLSI DESIGN
Chapter 7 Complementary MOS (CMOS) Logic Design
COMBINATIONAL LOGIC DESIGN
EENG447 Digital IC Design Dr. Gürtaç Yemişcioğlu.
Presentation transcript:

Complex CMOS Logic Gates INEL4207 Complex CMOS Logic Gates

Complex Gate Example Design a CMOS logic gate for (W/L)p,ref=5/1 and for (W/L)n,ref=2/1 that exhibits the function: Y’ = A + BC +BD By inspection (knowing Y), the NMOS branch of the gate can drawn as the following with the corresponding graph, while considering the longest path for sizing purposes:

Complex Gate Design Example Look at node numbers in the schematic Y’ = A + BC +BD By placing nodes in the interior of each arc, plus two more outside the graph for VDD (3) and the complementary output (2’), the PMOS branch can be realized as shown on the left figure Connect all of the nodes in the manner shown in the right figure, and the NMOS arc and that PMOS arc intersects have the same inputs.

COMPLEX CMOS GATE WITH BRIDGING Design a CMOS gate that implements the following logic function using the same reference inverter sizes as the previous example: __________________ Y = AB +CE + ADE + CDB The NMOS branch can be realized in the following manner using bridging NMOS D to implement Y. The corresponding NMOS graph is shown in the next slide.

__________________ Y = AB +CE + ADE + CDB

Complex CMOS Gates with Bridging

COMPLEX CMOS GATE WITH BRIDGING By using the PMOS graph the PMOS branch can now be realized as the one shown on the left. The longest path was used to select sizing

COMPLEX CMOS LOGIC GATE DESIGN EXAMPLE From the PMOS graph, the PMOS branch can now be drawn for the final CMOS logic gate while once again considering the longest PMOS path for sizing

Find Pull-up Network (PUN)

PUN?

PUN?

Design a CMOS logic gate based on the inverter CMOS with Bn=Bp to implement the following function: Y=(ABC+DE)’ Select transistor sizes to obtain propagation times similar to those of the previous inverter

Design CMOS Logic Gate to implement Y=[A(B+C(D+E))]’ Select sizes to obtain same tp as in the CMOS inverter

CMOS NOR GATE BODY EFFECT Since the bottom PMOS body contact is not connected to its source, its threshold voltage changes as VSB changes during switching Once vO = VH is reached, the bottom PMOS is not affected by body effect, thus the total on- resistance of the PMOS branch is the same However, the rise time is slowed down due to |VTP| being a function of time

TWO-INPUT NOR GATE LAYOUT

MINIMUM SIZE GATE DESIGN AND PERFORMANCE With CMOS technology, there is a area/delay tradeoff that needs to be considered If minimum feature sized are used for both devices, then the τPLH will be decreased compared to the symmetrical reference inverter

MINIMUM SIZE COMPLEX GATE AND LAYOUT