Lecture 121 Lecture 12: VGA Video ECE 412: Microcomputer Laboratory.

Slides:



Advertisements
Similar presentations
Video Cards CS431 Class Presentation Ashish Bhat ( ) Nilesh Meshram ( )
Advertisements

I2C bus Inter Integrated Circuits bus by Philips Semiconductors
Lecture 23: Registers and Counters (2)
Sumitha Ajith Saicharan Bandarupalli Mahesh Borgaonkar.
1 Counter with Parallel Load Up-counter that can be loaded with external value –Designed using 2x1 mux – ld input selects incremented value or external.
Programmable Interval Timer
Microprocessor and Microcontroller
1 Graphic adapters and monitors – the summary. 2 Outline The summary of principles of displaying the information – adapters and monitors. Black and white.
Digital Camera Design. Agenda Digital video formats Image sensor technology Sensor interface with CoolRunner-II LCD CoolRunner-II system design.
IDE interface Interface connection Power connection Jumpers.
EET Advanced Digital Display Adapters. A vital part to the system provides the visual part of the Human/Computer interface In boot process, goes.
Display Technology  Images stolen from various locations on the web...
Purdue University - RHIT Department Memory u RAM is stored on internal microchips on-line RAM u ROM (Read only Memory) ROM –Stored permanently on chips.
המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion - Israel institute of technology.
EET Advanced Digital Display Adapters. A vital part to the system provides the visual part of the Human/Computer interface In boot process, goes.
How Images are Represented Bitmap images (Dots used to draw the image) Monochrome images 8 bit grey scale images 24 bit colour Colour lookup tables Vector.
Copyright © 2007 Heathkit Company, Inc. All Rights Reserved PC Fundamentals Presentation 40 – Displays and Resolution.
Introduction to VGA Wei Miao Yuxuan Zhou 1. 2 VGA VGA = Video Graphics Array Introduced by IBM in 1987, still using today All points addressable Transmitting.
Power Supplies. Basics Power Supply Unit aka PSU Converts 110/220VAC to 3.3, ±5, ±12 VDC There is a 5VDC standby in ATX PSU Rating is in Watts. More is.
Computerized Train Control System by: Shawn Lord Christian Thompson.
Video Monitor Uses raster scanning to display images
Critical Design Review 27 February 2007 Black Box Car System (BBCS) ctrl + z: Benjamin Baker, Lisa Furnish, Chris Klepac, Benjamin Mauser, Zachary Miers.
NTSC to VGA Converter Marco Moreno Adrian De La Rosa
Media File Formats Jon Ivins, DMU. Text Files n Two types n 1. Plain text (unformatted) u ASCII Character set is most common u 7 bits are used u This.
Lecture 111 Lecture 11: Lab 3 Overview, the ADV7183B Video Decoder and the I 2 C Bus ECE 412: Microcomputer Laboratory.
Peripherals The term peripherals refers to all hardware devices that are attached to your computer and are controlled by your computer system Peripherals.
Display adapters Introduction Display adapter is a circuit board. This is used to convert the raw data to image data (video signal) that.
XP Practical PC, 3e Chapter 16 1 Looking “Under the Hood”
Practical PC, 7th Edition Chapter 17: Looking Under the Hood
ECE291 Computer Engineering II Lecture 9 Josh Potts University of Illinois at Urbana- Champaign.
Video Monitor Uses raster scanning to display images –Beam of electrons illuminates phosphorus dots on the screen called pixels. Starting at the top of.
Foundations of Computer Science Computing …it is all about Data Representation, Storage, Processing, and Communication of Data 10/4/20151CS 112 – Foundations.
Introduction to Experiment 5 VGA Signal Generator ECE 448 Spring 2009.
Computer Hardware. What Is a Computer A data processing machine operated automatically under the control of a list of instructions (called a program)
Module 8 Review Questions 1.VGA stands for A. Video Graphic Association B. Video Gradient Array C. Video Graphic Array D. Video Graphic Arrangement.
ECE 477 Design Review Team 2  Fall Outline Project overviewProject overview Project-specific success criteriaProject-specific success criteria.
Digitization When data acquisition hardware receives an analog signal it converts it to a voltage. An A/D (analog-to-digital) converter then digitizes.
Intruder Alert System By: Jordan Tymburski Rachita Bhatia.
Introduction to VGA 數位電路實驗 TA: 吳柏辰 Author: Trumen.
Lab 8 Bit-Mapped Graphics Moving from text-based graphics to bit- mapped graphics. Easy to draw graphic points and lines using INT 10h, Function 0Ch (write.
Video Monitor CRT: Cathode Ray Tube
COMP541 Video Monitors Montek Singh Oct 2, 2015.
BUS IN MICROPROCESSOR. Topics to discuss Bus Interface ISA VESA local PCI Plug and Play.
Graphics. Graphic is the important media used to show the appearance of integrative media applications. According to DBP dictionary, graphics mean drawing.
Lecture # 4 Output Devices. Output Devices Devices that convert machine language into human understandable form. Output can be in display form, on paper.
Lecture 7: Intro to Computer Graphics. Remember…… DIGITAL - Digital means discrete. DIGITAL - Digital means discrete. Digital representation is comprised.
ECE 448: Lab 4 VGA Display. Bouncing Ball.. Organization and Grading.
DIGITAL IMAGE. Basic Image Concepts An image is a spatial representation of an object An image can be thought of as a function with resulting values of.
ECE VHDL Microprocessor Design Final Student Project August 14 th, 2012 Emily Kan Erik Lee Edward Jones.
Video Card CES Industries, Inc. Lesson 10.  Translates computer information of binary digital data into visual information that the monitor can understand.
Floyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd © 2008 Pearson Education Chapter 1.
Computer Fundamentals MSCH 233 Lecture 5. The Monitor A Monitor is a video screen that looks like a TV. It displays both the input data and instructions,
Lecture 11 Text mode video
1 Basics of Video Multimedia Systems (Module 1 Lesson 3) Summary: r Types of Video r Analog vs. Digital Video r Digital Video m Chroma Sub-sampling m HDTV.
1 COMP541 Video Monitors Montek Singh Mar 11, 2016.
Computer Graphics Lecture 03 Graphics Systems Cont… Taqdees A. Siddiqi
Implementation of Pong over VGA on the Nexys 4 FPGA
MICROCONTROLLER AND INTERFACING Presented by: Shefali Jethva ( ) Shivali Panchal ( ) Komal Soni ( ) Roll no. :- 14EC308.
Data Communication and Networking Digital Transmission Chapter 4.
COMP541 Video Monitors Montek Singh Oct 7, 2016.
Lab 4 HW/SW Compression and Decompression of Captured Image
Flowchart of basic interrupt mechanism
Binary Representation in Audio and Images
COMP541 Video Monitors Montek Singh Feb 20, 2015.
Microprocessor and Assembly Language
Introduction to VGA Digital Circuit Lab TA: Po-Chen Wu.
Graphics Systems Lecture-2
Digital Image Processing
Multimedia System Image
VGA Display: VGA Synchronization & Pixel Generation
Presentation transcript:

Lecture 121 Lecture 12: VGA Video ECE 412: Microcomputer Laboratory

Lecture 122 Objectives Describe the output format of the ADV7183B video decoder Introduce the VGA video “standard” Provide an outline of how to use the triple DAC chip on the XUP board to drive video output

Lecture 123 Review Questions 1.Describe the clock negotiation protocol of I 2 C using a timing diagram. 2.Explain how the negotiation protocol helps to make the bus serve both high-end and low-end device environments.

Lecture 124 Review Questions 1 CLK1 CLK2 SCL wait statecount high period When the master asserts control over the bus, it does so by pulling the SCL line low. When other devices detect this, they too pull the SCL line low. Since the SCL line is normally pulled up by a resistor, the line will remain low until released by all devices. Each device releases the SCL line at a speed at which it is able to operate; thus the fastest devices release the line first, the slowest last. When the SCL line finally returns high, the controlling device knows that the slowest device has released, and therefore knows that the time it took from the beginning until the current point is the rate at which the slowest device can operate. When all devices see clock go high, begin counting off (wait for) its clock high period and pull the SCL line low. SCL goes low when the first device reaches the end of its clock high period – SCL high period is determined by the shortest clock HIGH period.

Lecture 125 Review Questions 2 I2C bus is an asynchronous bus and can adapt to both slow and fast devices. The bus operates at a speed so that all members of the bus can successfully be used. By allowing for interoperation of both fast and slow members, high- and low-end devices can function within the same environment.

Lecture 126 ADV7183B Output Format Note Timing Reference Code that signals start/end of line –Do not try to count clock cycles to determine start/end of line, use reference code as per CCIR656 standard (posted app note) –Ok to count lines –You’ll probably need to downsample to get an image you can display –See p.39 of ADV7183B datasheet

Lecture 127 YUV Format Image encoded as Y (brightness) and U, V (color) components –U represents the color difference between blue and yellow, and V represents the color difference between red and cyan. Take advantage of fact that human eye is more sensitive to changes in brightness than color to reduce size of images –Encode brightness information for each pixel, share color information between adjacent pixels –Called “4:2:2” format, although our video decoder outputs 8-bit quantities Decoder output: Sequence of 8-bit values –C B 0, Y0, C R 0, Y1, C B 2, Y2, C R 2, Y3… –C B (U) and C R (V) values shared between adjacent pixels –Y (brightness) value provided for each pixel

Lecture 128 Converting from YUV to RGB Grab YUV value for each pixel from decoder –Y, C R, C B outputs from decoder are scaled to avoid saturation issues –Need to convert to unscaled YUV values, go from there to RGB Y (unscaled) = (255/219)(Y (from ADV) - 16) U = (127/112)( C B - 128) V = (127/112)( C R - 128) R = Y (unscaled) V G = Y (unscaled) U – 0.714V B = Y (unscaled) U

Lecture 129 PC Display Standards Monochrome Display Adapter (MDA) –Earliest display system for IBM PCs –Text-only – 80x25 characters, each character is 9x14 pixels –Effective resolution 50 Hz, but pixels not individually addressable IBM provided extra characters in its character set that allowed primitive graphics (boxes, lines, etc.) to be “drawn” in MDA Hercules Graphics Card –Third-party system, adds monochrome graphics to MDA text Color Graphics Adapter (CGA) –First mainstream color system for IBM PC –Text up to 80x25, graphics range from 640x200 in monochrome to 160x200 in 16 colors –Text displayed with lower quality than MDA (8x8 pixels/char)

Lecture 1210 PC Display Standards Enhanced Graphics Adapter (EGA) –16 colors out of palette of 64 at 640x350, 80x25 text at 60 Hz –Minimum requirement for Windows 3.x Video Graphics Adapter (VGA) –Last really accepted standard defined by IBM (consequence of IBM losing control of the “PC”) –256 colors at 320x200, 16 colors at 640x480 –Not 256 colors at 640x480, even though that’s what most people mean when they say “VGA Resolution” Super VGA and other formats –Much less well-defined –VESA standards developed for software compatibility between different cards

Lecture 1211 That’s Great, Prof., but Tell us How to Make the Lab Work! Basically, driving a VGA display involves doing the video decoder operation in reverse. Start with a digital representation of the image Hardware (video DAC) converts digital pixels into analog voltages used by the monitor –Different display standards have used either analog or digital signals in the past Your hardware has to drive the control signals to the display and provide pixel values at the right rate –DAC just does conversion

Lecture 1212 VGA Timing

Lecture 1213 FMS3818KRC Triple DAC Converts digital pixel data to VGA outputs

Lecture 1214 XSGA Video DAC

Lecture 1215 General Operation Operation –See datasheet and XUP manual* for supported modes *The referenced Xilinx design files won’t be provided for this lab, instead, you will replicate the behavior of the digital clock module (DCM) with FSMs in FPGA –24-bit pixel data used to output analog signals for RGB You are responsible for managing the timing of the VGA signal –Clock rate/time per line will give you the max number of pixels/line you can drive –Number of lines on the screen determined by ratio of time/frame and time/screen –FPGA has to drive HSYNC and VSYNC signals directly

Lecture 1216 Driving the FMS3818KRC CLK used to latch input registers 8-bit pixel input bus carries color of each pixel BLANK* signal specifies blanking interval –Assert this, don’t just drive a color that should be black SYNC* inserts sync pulse on IO G output –Does not override any other data –Use only during blanking interval

Lecture 1217 Making VGA Work 1.Generate an image in the appropriate 8-bit format For video capture, you could use a 8-bit RGB spectrum, with 3 bits of red, 3 of green, and 2 of blue (human eyes are less sensitive to blue) Previously, students reported they’d found routines to convert an RGB decoder output image into 8-bit format and generate the optimal palette for that image 2.Drive the image pixels to the triple DAC with appropriate timing signals

Lecture 1218 Next lecture Other Devices on the XUP Board