Accelerating IEC Packet Processing and Networking

Slides:



Advertisements
Similar presentations
Pocket PC – DSP Integrated System Gliwice February 13 th, 2009.
Advertisements

STM32W for RF applications
Nios Multi Processor Ethernet Embedded Platform Final Presentation
System Area Network Abhiram Shandilya 12/06/01. Overview Introduction to System Area Networks SAN Design and Examples SAN Applications.
Innovation in Substation Ethernet Networks
High-performance Cortex™-M4 MCU
Rejuvenated MiCOM P40 Double the practicality
Mass Market Wireless Multimedia The Chipset Challenge of Smaller, Faster, Cheaper… Tom Pollard Worldwide Chipset Marketing Director Texas Instruments Incorporated.
1 GE Consumer & Industrial Multilin MultiLink Hardened Ethernet Communication Switches Ethernet Communication Solutions for the Industrial Automation,
LOGO HW/SW Co-Verification -- Mentor Graphics® Seamless CVE By: Getao Liang March, 2006.
1 Version 3 Module 8 Ethernet Switching. 2 Version 3 Ethernet Switching Ethernet is a shared media –One node can transmit data at a time More nodes increases.
Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design N. Vinay Krishnan EE249 Class Presentation.
ECE 699: Lecture 1 Introduction to Zynq.
1 Version 3 Module 8 Ethernet Switching. 2 Version 3 Ethernet Switching Ethernet is a shared media –One node can transmit data at a time More nodes increases.
Integrated  -Wireless Communication Platform Jason Hill.
1 Multi - Core fast Communication for SoPC Multi - Core fast Communication for SoPC Technion – Israel Institute of Technology Department of Electrical.
Define Embedded Systems Small (?) Application Specific Computer Systems.
A Framework for Patient Monitoring A. L. Praveen Aroul, William Walker, Dinesh Bhatia Department of Electrical Engineering University of Texas at Dallas.
Sensor Node Architecture Issues Stefan Dulman
6/30/2015HY220: Ιάκωβος Μαυροειδής1 Moore’s Law Gordon Moore (co-founder of Intel) predicted in 1965 that the transistor density of semiconductor chips.
Optimize Ethernet Communication using PRP and HSR Redundancy Protocols
Ethernet Bomber Ethernet Packet Generator for network analysis Oren Novitzky & Rony Setter Advisor: Mony Orbach Spring 2008 – Winter 2009 Midterm Presentation.
Intel ® Research mote Ralph Kling Intel Corporation Research Santa Clara, CA.
1 25\10\2010 Unit-V Connecting LANs Unit – 5 Connecting DevicesConnecting Devices Backbone NetworksBackbone Networks Virtual LANsVirtual LANs.
Lecture 7 Lecture 7: Hardware/Software Systems on the XUP Board ECE 412: Microcomputer Laboratory.
System Architecture A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Hyong-Youb Kim, Paul Willmann, Dr. Scott Rixner Rice.
Programmable Logic- How do they do that? 1/16/2015 Warren Miller Class 5: Software Tools and More 1.
Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf
Advantages of Reconfigurable System Architectures
Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January
Chapter Six NetworkingHardware. Agenda Questions about Ch. 11 Midterm Exam Ch.6 Cable kit.
Reconfigurable Hardware in Wearable Computing Nodes Christian Plessl 1 Rolf Enzler 2 Herbert Walder 1 Jan Beutel 1 Marco Platzner 1 Lothar Thiele 1 1 Computer.
Semester 1 Module 8 Ethernet Switching Andres, Wen-Yuan Liao Department of Computer Science and Engineering De Lin Institute of Technology
RADIO + MCU + FLASH + USB Low-Power RF System-on-Chip
NetBurner MOD 5282 Network Development Kit MCF 5282 Integrated ColdFire 32 bit Microcontoller 2 DB-9 connectors for serial I/O supports: RS-232, RS-485,
A Company Selling Technology and not just a Product.
Adding the TSE component to BANSMOM system and Software Development m Yumiko Kimezawa October 4, 20121RPS.
Department of Electrical Engineering Electronics Computers Communications Technion Israel Institute of Technology High Speed Digital Systems Lab. High.
1 CISCO NETWORKING ACADEMY PROGRAM (CNAP) SEMESTER 1/ MODULE 8 Ethernet Switching.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
SYSTEM-ON-CHIP (SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY.
Connectivity Devices Hakim S. ADICHE, MSc
Repeaters and Hubs Repeaters: simplest type of connectivity devices that regenerate a digital signal Operate in Physical layer Cannot improve or correct.
IHP Im Technologiepark Frankfurt (Oder) Germany IHP Im Technologiepark Frankfurt (Oder) Germany ©
Embedded TechCon Synchronizing mechatronic systems in real-time using FPGAs and Industrial Ethernet Sari Germanos
Embedded Runtime Reconfigurable Nodes for wireless sensor networks applications Chris Morales Kaz Onishi 1.
1 Kyung Hee University Chapter 15 Connecting LANs, Backbone Networks, and Virtual LANs.
Chapter 9 Networking & Distributed Security. csci5233 computer security & integrity (Chap. 9) 2 Outline Overview of Networking Threats Wiretapping, impersonation,
15.1 Chapter 15 Connecting LANs, Backbone Networks, and Virtual LANs Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or.
XStream: Rapid Generation of Custom Processors for ASIC Designs Binu Mathew * ASIC: Application Specific Integrated Circuit.
Join Us Now at: Enabling Interoperability for the Utility Enterprise And TESTING.
Introducing Moon the Next Generation Java TM Processor Core VULCAN MACHINES’ MOON PROCESSOR CORE.
PROJECT - ZYNQ Yakir Peretz Idan Homri Semester - winter 2014 Duration - one semester.
VLSI Algorithmic Design Automation Lab. THE TI OMAP PLATFORM APPROACH TO SOC.
This material exempt per Department of Commerce license exception TSU Xilinx On-Chip Debug.
Additional Hardware Optimization m Yumiko Kimezawa October 25, 20121RPS.
Ethernet Bomber Ethernet Packet Generator for network analysis
Introduction or Background
Advanced SW/HW Optimization Techniques for Application Specific MCSoC m Yumiko Kimezawa Supervised by Prof. Ben Abderazek Graduate School of Computer.
Instrument Control Systems Seminar 2014, 20 th -24 th October 2014 New Standards VLT Control System Mario Kiekebusch (On behalf everyone who took part.
Research Unit for Integrated Sensor Systems and Oregano Systems Cern Timing Workshop 2008 Patrick Loschmidt, Georg Gaderer, and Nikolaus Kerö.
15.1 Chapter 15 Connecting LANs, Backbone Networks, and Virtual LANs Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or.
Aditya Dayal M. Tech, VLSI Design ITM University, Gwalior.
System on a Programmable Chip (System on a Reprogrammable Chip)
What is CRKIT Framework ? Baseband Processor :  FPGA-based off-the-shelf board  Control up to 4 full-duplex wideband radios  FPGA-based System-on-Chip.
1 Modeling Considerations for the Hardware-Software Co-design of Flexible Modern Wireless Transceivers Benjamin Drozdenko, Matthew Zimmermann, Tuan Dao,
Redundant network topologies for dependable time transfer
Highly Efficient and Flexible Video Encoder on CPU+FPGA Platform
Controlling Sensors Efficiently with MCUs
NetFPGA - an open network development platform
Presentation transcript:

Accelerating IEC 61850 Packet Processing and Networking SoCe System-on-Chip engineering The SoCe Difference – Accelerating IEC 61850 Packet Processing and Networking CIGRE 2014

SoCe Index: Challenges for IEC 61850 Critical Messages System-on-Programmable-Chip Solution Low-Latency Forwarding Time for HSR GOOSE and SMV HW Packet Processing Cyber-Security Suite How to benefit from it? IPs Portfolio Out-of-the-Box Modules Reference Design Index:

Challenges for IEC 61850 Critical Messages: P1 Class TT6 Transfer Time =< 3ms (IEC61850-90-6) Transfer Time=ta+tb+tc ta tb tc tapplic F1 (DSP, Sensor, actuator, etc.) Communication Processor Communication Processor F2 (DSP, Sensor, actuator, etc.) Physical Device 1 Physical Device 2 The total transmission time shall be below the order of a quarter of a cycle (5ms for 50Hz, 4ms for 60Hz) Need for addressing complex and big Network Enhancing reaction time

System-on-Programmable-Chip (SoPC) Solution: Zynq SoC Extensible Platform: Smart Device for Substation Automation Systems F1 (DSP, Sensor, actuator, etc.) Communication Processor Physical Device 1 Control CPU + DSP Communication Processor IEDs: Faster Low-Power Flexible and Extensible Upgradable Reusable

Cyber-Security Suite (HW/SW) SoPC Solution: Low-Latency Forwarding Time for HSR Processing System Memory Interfaces 7 Series Programmable Logic On-Chip bus DSP AXI4 SENSORS ADC UART1 ARM ® Cortex TM-A9 (X2) UART0 DATA IF. GMAC1 On-Chip bus GMAC0 Other peripherals CONTROL SW GOOSE and SMV HW Packet Processing AXI4 DATA IF. PTP Suite (HW/SW) Cyber-Security Suite (HW/SW) COMM IF. On-Chip bus AXI4 PORT B PORT E PORT A 1588 P2P PORT C 1588 P2P Switch PORT B 1588 P2P PORT D 1588 P2P Low-latency HSR paths Low-latency HSR paths HSR/PRP Switch IP Zynq® Platform ® SoC Minimizing tb Synchronized IEC 61850 9-2 Network Messages Constant and minimized switching times in each node (cut-through) IEEE 1588 autonomous P2P link delay measurement by hardware in each port switch SAN Interlink DESTINATIONS A_frame (HSR) B_frame (HSR) C_frame D_frame A B DANH SOURCE Red Box

Cyber-Security Suite (HW/SW) SoPC Solution: GOOSE and SMV HW Packet Processing Processing System Memory Interfaces 7 Series Programmable Logic On-Chip bus DSP AXI4 SENSORS ADC UART1 ARM ® Cortex TM-A9 (X2) UART0 DATA IF. GMAC1 On-Chip bus GMAC0 Other peripherals CONTROL SW GOOSE and SMV HW Packet Processing AXI4 DATA IF. PTP Suite (HW/SW) Cyber-Security Suite (HW/SW) COMM IF. On-Chip bus AXI4 PORT B PORT E PORT A 1588 P2P PORT C 1588 P2P Switch PORT B 1588 P2P PORT D 1588 P2P Low-latency HSR paths Low-latency HSR paths HSR/PRP Switch IP Zynq® Platform ® SoC Minimizing ta tc (and optimizing tapplic) GOOSE and SMV messages management by hardware Message composition and reception Seamless injection into the network Subscription management HW/SW IEC 61850 SW stack DSP or actuator control integrated in the FPGA section (tapplic optimization)

Cyber-Security Suite (HW/SW) SoPC Solution: Cyber-Security Suite Processing System Memory Interfaces 7 Series Programmable Logic On-Chip bus DSP AXI4 SENSORS ADC UART1 ARM ® Cortex TM-A9 (X2) UART0 DATA IF. GMAC1 On-Chip bus GMAC0 Other peripherals CONTROL SW GOOSE and SMV HW Packet Processing AXI4 DATA IF. PTP Suite (HW/SW) Cyber-Security Suite (HW/SW) COMM IF. On-Chip bus AXI4 PORT B PORT E PORT A 1588 P2P PORT C 1588 P2P Switch PORT B 1588 P2P PORT D 1588 P2P Low-latency HSR paths Low-latency HSR paths HSR/PRP Switch IP Zynq® Platform ® SoC Handling efficiently IEC 62351 Cryptographic Algorithms implementable in Software or in Hardware Dynamic Cryptographic Algorithms allocation Direct Kernel Management Port blocking by hardware

How to benefit from it?: IPs portfolio Name Dev. Description Sectors HSR/PRP Switch S6, Zynq-7S Redundant Ethernet with IEEE1588 Energy, Transportation, Automation, Aerospace Unmanaged Ethernet Switch (UES) Multiport Ethernet Switch with IEEE1588 Transparent Clock. Combinable with HSR/PRP Switch ISM, Industrial Ethernet, Aerospace Managed Ethernet Switch (MES) Multiport Ethernet Switch with 1588 Transparent Clock, managed (VLAN, manual access to MAC table) ISM, Industrial Ethernet, , Aerospace Industrial Ethernet IPs Profinet IP, Ethernet IP Energy, ISM, Wireless Irigb and IEEE 1588-2008 v2 IPs Sub-microsecond synchronization using Ethernet. Three IPs for different IEEE 1588 modes Full IEEE 1588 solution for Zynq Zynq IP an software. Seamless integration with UES for 1588-aware solution on Zynq

How to benefit from it?: Modules and Reference Designs Name Description Key features NEToem Ready to use HSR/PRP/1588 solution for Fast Ethernet copper 4 integrated Ethernet Phyters Industrial grade SMARToem family Ready to use HSR/PRP/1588 solution for Fast Ethernet copper/fiber Up to 6 integrated Ethernet Combo Phyters Compatible (size, pins) with other modules Design open to customer NETBox Development-kit and ready to use HSR/PRP RedBox JTAG, PMODs, Graphic Display

How to benefit from it?: Modules and Reference Designs SMARToem family

How to benefit from it?: Not only high-end (SoPC) devices!

SoCe System-on-Chip engineering, S.L. Zitek Bilbao - ETSI C/Jose Maria Escuza 23; Entr. D.D. 48013-Bilbao (Bizkaia) Spain Phone: +34 944420700 E-mail: industrial@soc-e.com WEB: www.soc-e.com