Interconnection in IC Assembly

Slides:



Advertisements
Similar presentations
Assembly and Packaging TWG
Advertisements

Packaging.
SPACE PRODUCT ASSURANCE
An International Technology Roadmap for Semiconductors
ASE Flip-Chip Build-up Substrate Design Rules
Ragan Technologies, Inc. Presents - Zero Shrink Technology - ZST™ Process for Embedding Fired Multi-Layer Capacitors in LTCC Packages.
1 EAT – E-learning Electronics Assembling Technology E-learning Program Department of Electronics Technology Budapest University of Technology and Economics.
به نام خدا.
OVERMOLDING PROCESS & MATERIAL ELECTRONIC MODULE ASSEMBLIES
Packaging ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May April 8, 2004.
Integrated Circuits (ICs)
FUNDAMENTALS OF IC ASSEMBLY
FUNDAMENTALS OF MULTICHIP PACKAGING
CSE241 VLSI Digital Circuits Winter 2003 Lecture 15: Packaging
FUNDAMENTALS OF SINGLE CHIP PACKAGING
Stacked-Die Chip Scale Packages Adeel Baig. Microsystems Packaging Objectives Define Stacked-Die Chip Scale Packages (S- CSP) Explain the need for S-CSP.
3D PACKAGING SOLUTIONS FOR FUTURE PIXEL DETECTORS Timo Tick – CERN
Issues Driving Wafer-Level Technologies
General Semiconductor Packaging Process Flow
The Role of Packaging in Microelectronics
Giga-snaP Socket & Adaptor High Performance IC Sockets And Adaptors.
IC packaging and Input - output signals
Chapter 2: Technologies for Electronics – Overview
Chip Carrier Package as an Alternative for Known Good Die
1 5 Packaging Intro Ken Gilleo PhD ET-Trends LLC 44%
Chapter 10 Fundamentals of Wafer-Level Packaging Jason Mucilli Vincent Wu October 1, 2007.
General Semiconductor Packaging Process Flow
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
Chapter 2: Technologies for Electronics – Overview
BUILDING HDI STRUCTURES USING
March, 2013 Presenting: Avner Badihi TECHNOLOGY&MANUFACTURING XLoom Proprietary and Confidential 120GB-300Gb Optical Interconnect Solutions for Optical.
We connect chips and systems
Silver Flip-chip Technology: The Infinitesimal Joint Possibility Integrated circuit chips are traditionally connected to the packages by tiny wires. As.
Flip Chip And Underfills
Flip Chip Technology Lane Ryan. Packaging Options This presentation is going to focus on the advantages of the flip-chip method compared to wire bonding.
WP7&8 Progress Report ITS Plenary meeting, 23 April 2014 LG, PK, VM, JR Objectives 2014 and current status.
1/20 Passive components and circuits - CCP Lecture 13.
Electronics Miniaturization using Fine-Feature Nanosilver conductors
Lecture on Integrated Circuits (ICs)
Avogadro-Scale Engineering: Form and Function MIT, November 18, Three Dimensional Integrated Circuits C.S. Tan, A. Fan, K.N. Chen, S. Das, N.
Nano Technology for Microelectronics Packaging
13 Dec. 2007Switched Capacitor DCDC Update --- M. Garcia-Sciveres1 Pixel integrated stave concepts Valencia 2007 SLHC workshop.
Comparison of various TSV technology
Multilayer thin film technology for the STS electronic high density interconnection E. Atkin Moscow Engineering Physics Institute (State University) –
“PCB” -AMIT NIKAM -ASHI NAGARIYA.
 AUTOMATION  PLC  SCADA  INSTRUMENTATION  DRIVES & MOTORS.
Section 3.1: Wires, Cables, and Connectors Scott Glogovsky and Jonathon Sturm Scott Glogovsky and Jonathon Sturm.
Electronic Pack….. Chapter 5: Printed Wiring Boards Slide 1 Chapter 5: Printed Wiring Boards.
Flip Chip Technology Kim Dong Hwan Microwave Device Term Project
M.Nuzaihan DMT 243 – Chapter 2 The Role of Packaging in Microelectronics Definition of Microelectronics. Microelectronic Devices, IC Packaging, Purposes.
Interconnection in IC Assembly
ADVANCED HIGH DENSITY INTERCONNECT MATERIALS AND TECHNIQUES DIVYA CHALLA.
Surface Mount Technology
M.Nuzaihan DMT 243 – Chapter 5 Fundamental Design For Reliability What is Design for Reliability, Microsystems Failure & Failure Mechanisms, Fundamental.
BALL GRID ARRAYS by KRISHNA TEJA KARIDI
PCB Design Overview Lecture 11
MEMS Packaging ד " ר דן סתר תכן וייצור התקנים מיקרומכניים.
IPC Standard Surface Mount Requirements Automatic assembly considerations for surface mounted components are driven by pick-and- place machines.
1. 2 Paricon Company Overview  Founded in 1997 by Roger Weiss  23 years at Bell Labs  Expert in Interconnection Technology  Intel Capital First Investor.
PACKAGE FABRICATION TECHNOLOGY Submitted By: Prashant singh.
Electronic Pack….. Chapter 2 Slide 1 Chapter 2: Technologies for Electronics - Overview.
The STS-module-assembly:
IC packaging and Input - output signals
Sierra Assembly Technology Inc.
Integrated Circuits.
Thermosonic Bonding Ball bonding process A2 Group Members :
Electronics Interconnection at NPL
Interconnection in IC Assembly
Manufacturing Processes
Benefits & Advantages of Pogo Pins
Presentation transcript:

Interconnection in IC Assembly Level of Interconnection, Wire Bonding, Tape Automated Bonding (TAB), Flip Chip DMT 243 – Chapter 4 M.Nuzaihan

Interconnection in IC Assembly What is IC Assembly? Is defined as the process of electrically connecting I/O bond pads on the IC to the corresponding bond pads on the package. The package : single chip package, multichip package, system level board. IC assembly process involves 3 interfaces: 1) metallurgical bond pad interface on the package 2) electrical interconnection between these two interfaces 3) metallurgical bond pad interface on the IC DMT 243 – Chapter 4 M.Nuzaihan

Interconnection in IC Assembly What is IC Assembly? DMT 243 – Chapter 4 M.Nuzaihan

Interconnection in IC Assembly Purpose of IC Assembly to enable an IC to be electrically interconnected to the package/system. to allow that IC to be handled, tested and burnt in to guarantee the quality of the IC. DMT 243 – Chapter 4 M.Nuzaihan

Interconnection in IC Assembly Requirement for IC Assembly To provide acceptable electrical properties. Should provide a low cost solution for electrical interface between the chip and package. High throughput manufacturing High reliability Repairability and replaceability DMT 243 – Chapter 4 M.Nuzaihan

Interconnection in IC Assembly Levels of Interconnects Six levels of interconnects: • Level 1: chip pad to package leads, e.g., wire bonds • Level 2: components to circuit board, e.g., PLCC socket • Level 3: circuit board (board-to-board) connector, e.g., edge-board connection • Level 4: subassembly interconnects, e.g., ribbon cables • Level 5: subassembly to I/O, e.g., BNC connector • Level 6: system interconnects, e.g., Ethernet connectors DMT 243 – Chapter 4 M.Nuzaihan

Interconnection in IC Assembly DMT 243 – Chapter 4 M.Nuzaihan

Interconnection in IC Assembly DMT 243 – Chapter 4 M.Nuzaihan

1st Level Interconnect (Chip pad to package leads) DMT 243 – Chapter 4 M.Nuzaihan

1s LEVEL INTERCONNECT DMT 243 – Chapter 4 M.Nuzaihan

Example : Combination of Two Types of Interconnection Interconnection in IC Assembly Example : Combination of Two Types of Interconnection DMT 243 – Chapter 4 M.Nuzaihan

Interconnection in IC Assembly Wire Bonding Chapter 3 - Types of Wire Bonding Process, Important Parameters and Common related Failure Mechanism DMT 243 – Chapter 4 M.Nuzaihan

Wire Bonding Advantages Highly flexible chip-to-package interconnection process Low defect rates or high yield interconnection processing (40-1000 ppm) Easily program or taught bonding cycles. High reliability interconnection structure Very large industry infrastructure supporting the technology Rapid advance in equipment, tools and material technology Disadvantages Slower interconnection rates due point-to-point processing of each wirebond Long chip-to-package interconnection lengths, degrading electrical performance Larger footprint (bond pad) required for chip to package interconnect Potential for wire sweep during encapsulation overmolding. DMT 243 – Chapter 4 M.Nuzaihan

Interconnection in IC Assembly Wire Bonding IC Bond Pad Interface Al is predominant IC bond pad interface for wire bond interconnect. However, Cu metallization is gaining interest due to increase of performance. Package Bond Pad Interface Metallized leadframe – most common material are Cu alloys (e.g Cu-Fe, Cu-Cr, Cu-Ni-Si and Cu-Sn) and some instance Fe-Ni or Fe-Ni-Co alloys are also used. Lastly at final it will plated/coated with Ni, Au or Sn. Metallized chip carrier and PWB – most common conductor is Cu which is plated with Ni and soft or immersion gold for good solderability. DMT 243 – Chapter 4 M.Nuzaihan

Interconnection in IC Assembly Wire Bonding DMT 243 – Chapter 4 M.Nuzaihan

DMT 243 – Chapter 4 M.Nuzaihan

DMT 243 – Chapter 4 M.Nuzaihan

Interconnection in IC Assembly TAB Tape Automated Bonding (TAB), is the process of mounting a die on a flexible tape made of polymer material, such as polyimide. It is based on the fully automated bonding of one end of the copper beam lead to an IC and the other end of the lead to a conventional package or PWB. Tape automated bonding (TAB) also known as “gang” bonding technique in which bonds (on the chip or lead frame or substrate) are formed simultaneously. DMT 243 – Chapter 4 M.Nuzaihan

Interconnection in IC Assembly TAB There are several TAB tape structures – planar tape, bumped tape, transfer-bumped tape, and ball tape. DMT 243 – Chapter 4 M.Nuzaihan

Interconnection in IC Assembly TAB Advantages Ability to handle small bond pads and finer pitches on the IC. Elimination of larger wire loops. Low profile interconnection structures for thin packages. Improved conduction heat transfer for thermal management. Improved electrical performance. Ability to handle high I/O counts. Ability to burn in on tape before device commitment. Reduce weight. DMT 243 – Chapter 4 M.Nuzaihan

Interconnection in IC Assembly TAB Disadvantages Basically a peripheral interconnection technique with no active circuitry under the chip bond pads. Package size tends to increase with larger I/O counts. Process inflexibility due to hard tooling requirements of the flex circuits, bond head and etc. Additional wafer processing steps required for bumping Larger capital equipment investment required. Difficulty in assembly rework. Specialty materials and equipment requirements. DMT 243 – Chapter 4 M.Nuzaihan

Interconnection in IC Assembly TAB DMT 243 – Chapter 4 M.Nuzaihan

Interconnection in IC Assembly TAB DMT 243 – Chapter 4 M.Nuzaihan

Interconnection in IC Assembly TAB DMT 243 – Chapter 4 M.Nuzaihan

TAB - IC Bond Pad Interface Inner Lead Bonding DMT 243 – Chapter 4 M.Nuzaihan

TAB - IC Bond Pad Interface DMT 243 – Chapter 4 M.Nuzaihan

Interconnection in IC Assembly TAB Electrical performance – Improved electrical performance, due to short circuit lead lengths between the chip and substrate reducing impedance and signal delays. Production examples – Tape Ball Grid Array (TBGA), TapePak@ (based on Quad Flat Pack), Pentium TCP. DMT 243 – Chapter 4 M.Nuzaihan

DMT 243 – Chapter 4 M.Nuzaihan

DMT 243 – Chapter 4 M.Nuzaihan

Interconnection in IC Assembly Tomorrow Level of Interconnection, Wire Bonding, Tape Automated Bonding (TAB), Flip Chip DMT 243 – Chapter 4 M.Nuzaihan