OTHER COMBINATIONAL LOGIC CIRCUITS

Slides:



Advertisements
Similar presentations
Functions of Combinational Logic
Advertisements

Give qualifications of instructors: DAP
Princess Sumaya University
Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.
Combinational Circuits
Functions and Functional Blocks
System Digital Encoder, Decoder, and Contoh Penerapanya.
LOGIC DESIGN AND CIRCUITS SEVEN SEGMENT LED DISPLAY Res. Assist. Hale İnan 1.
ECE 2372 Modern Digital System Design
CHAPTER 6 Functions of Combinational Logic
Counter Circuits and VHDL State Machines
EET 1131 Unit 8 Code Converters, Multiplexers, and Demultiplexers
CSE-221 Digital Logic Design (DLD)
Design of Arithmetic Circuits – Adders, Subtractors, BCD adders
DIGITAL SYSTEMS TCE OTHER COMBINATIONAL LOGIC CIRCUITS WEEK 7 AND WEEK 8 (LECTURE 1 OF 3) COMPARATORS CODE CONVERTERS.
Digital Fundamentals Floyd Chapter 6 Tenth Edition
COMBINATIONAL CIRCUITS USING TTL 74XX ICS
EE2174: Digital Logic and Lab
DIGITAL SYSTEMS TCE OTHER COMBINATIONAL LOGIC CIRCUITS DECODERS ENCODERS.
OTHER COMBINATIONAL LOGIC CIRCUITS WEEK 7 AND WEEK 8 (LECTURE 2 OF 3)
TK I/O Peripherals Interface DR MASRI AYOB.
1 Chapter 6 Functions of Combinational Logic. 2 Figure 6--1 Logic symbol for a half-adder Adder.
BCD to 7-Segment Display
Lab 6 :Digital Display Decoder: 7 Segment LED display Slide #2 Slide #3 Slide #4 Slide #5 Slide #6 Slide #7 Display Decoder Fundamentals LT Control Input.
Digital Outputs 7-Segment Display
Figure 6–1 Logic symbol for a half-adder. Open file F06-01 to verify operation. Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by Pearson Education,
Dewan Tanvir Ahmed SITE, UofO
Lecture 13 Problems (Mano)
Digital Fundamentals with PLD Programming Floyd Chapter 8
UNIVERSAL COLLEGE OF ENGINEERING &TECHNOLOGY DIGITAL ELECTRONICS SUBJECT - DIGITAL ELECTRONICS.
Morgan Kaufmann Publishers
Decoders and Multiplexers Prof. Sin-Min Lee Department of Computer Science San Jose State University.
Decode 1.1 Decoder, Encoders and Displays ©Paul Godin Updated Aug 2013.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Decoders.
Combinational Logic Design
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.
1 Digital Logic Design Week 7 Decoders, encoders and multiplexers.
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Functions of Combinational Logic
Combinational Logic By Taweesak Reungpeerakul
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Dept. of Mechatronics Engg. Intro to SSD and BCD to SSD( conversion ) Decoder. Lab 09 1.
Functions of Combinational Logic By Taweesak Reungpeerakul
Summary Half-Adder pp302Basic rules of binary addition are performed by a half adder, which has two binary inputs (A and B) and two binary outputs (Carry.
Counter Circuits and VHDL State Machines
EKT 124 / 3 DIGITAL ELEKTRONIC 1
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
Decoders. A decoder is multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs. Input code with fewer bits than the.
ECE 320 Homework #3 1. Simplify the Boolean function F using the don’t care conditions d, in both S.O.P. and P.O.S. form: a) F=A’B’D’+A’CD+A’BC d=A’BC’D+ACD+AB’D’
Magnitude Comparator Dr. Ahmed Telba.
1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.
Chapter 3: Combinational Functions and Circuits 3-5 to 3-7: Decoders
Module 11.  In Module 9, we have been introduced to the concept of combinational logic circuits through the examples of binary adders.  Meanwhile, in.
Programmable logic devices. CS Digital LogicProgrammable Logic Device2 Outline PLAs PALs ROMs.
CS151 Introduction to Digital Design Chapter 3: Combinational Logic Design 3-5 Combinational Functional Blocks 3-6 Rudimentary Logic Functions 3-7 Decoding.
Digital Design Module 2 Decoder Amit Kumar AP SCSE, GU Greater Noida.
1 DLD Lecture 16 More Multiplexers, Encoders and Decoders.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
DIGITAL ELECTRONICS THEME 2: Combinational Logic Circuits. Decoders, Multiplexers, De-multiplexers, Code converters. For combinational logic the values.
Decoders A decoder is a logic circuit that detects the presence of a specific combination of bits at its input. Two simple decoders that detect the presence.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
MSI Circuits.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Chapter 3 Combinational Logic Design II
Digital Fundamentals Floyd Chapter 6 Tenth Edition
FUNCTION OF COMBINATIONAL LOGIC CIRCUIT
Chapter 6 Functions of Combinational Logic
Digital System Design Combinational Logic
Arithmetic Circuits.
Presentation transcript:

OTHER COMBINATIONAL LOGIC CIRCUITS DECODERS

DECODER A decoder is a logic circuit that accepts a set of inputs that represents a binary number and activates only the output that corresponds to the input number. In other words, a decoder circuit looks at its inputs, determines which binary number is present there, and activates the one output that corresponds to that number ; all other outputs remain inactive

In its general form, a decoder has N input lines to handle N bits and form one to 2 N output lines to indicate the presence of one or more N-bit combinations.

Decoders 2-4 line decoder 3-8 line decoder BCD to decimal decoder BCD TO Seven segment decoder

2- to-4 line Decoder Active High if Implemented using AND Gates Active Low if Implemented using NAND Gates

2- to-4 line Decoder using AND Gates Active High outputs

2- to-4 line Decoder using NAND Gates Active Low outputs

2- to-4 line Decoder using NAND Gates with enable i/p

2-to-4 line decoder using and gates with enable i/p The Enable Input in a Decoder

This decoder can be referred to in several ways This decoder can be referred to in several ways. It can be called a 3-line-to- 8-line decoder, because it has three input lines and eight output lines. It could also be called a binary-octal decoder or converters because it takes a three bit binary input code and activates the one of the eight outputs corresponding to that code. It is also referred to as a 1-of-8 decoder, because only 1 of the 8 outputs is activated at one time.

BCD -to- Decimal decoders The BCD- to-decimal decoder converts each BCD code into one of Ten Positionable decimal digit indications. It is frequently referred as a 4-line -to- 10 line decoder The method of implementation is that only ten decoding gates are required because the BCD code represents only the ten decimal digits 0 through 9. Each of these decoding functions is implemented with NAND gates to provide active -LOW outputs. If an active HIGH output is required, AND gates are used for decoding

Logic symbol for a 4-line-to-16-line (1-of-16) decoder . 74HC154

Application example A simplified computer I/O port system with a port address decoder with only four address lines shown.

Decoders are used in many types of applications Decoders are used in many types of applications. One example is in computers for I/O selection as in previous slide Computer must communicate with a variety of external devices called peripherals by sending and/or receiving data through what is known as input/output (I/O) ports Each I/O port has a number, called an address, which uniquely identifies it. When the computer wants to communicate with a particular device, it issues the appropriate address code for the I/O port to which that particular device is connected . The binary port address is decoded and appropriate decoder output is activated to enable the I/O port Binary data are transferred within the computer on a data bus, which is a set of parallel lines

BCD-7segment decoders/drivers Most digital equipment has some means for displaying information in a form that can be understood by the user. This information is often numerical data but also be alphanumeric. One of the simplest and most popular methods for displaying numerical digits uses a 7-segment configuration to form digital characters 0 to 9 and some times the hex characters A to F

7-segment decoder A BCD-7 segment decoder/driver is used to take four-bit BCD input and provide the outputs that will pass current through the appropriate segments to display the decimal digit. The logic for this decoder is more complicated than the logic of decoders of earlier case, because each output is activated for more than one combination of inputs.

74LS47 ( BCDtoSevenSegment Decoder) 74LS47 ICs feature active-low outputs designed for driving common-anode LEDs. M.S.B L.S.B

Lamp Test (LT) When LT = Low, BI/RBO = HIGH then all of the 7 segments in display are turned zero, LT is used to verify that no segments are burned out Zero Suppression (BI, RBI, RBO) Zero suppression is a feature used for multi digit displays to blank out unnecessary zeros. Example: In a 6-digit display the number 6.4 may be displayed as 006.400 if the zeros are not blanked out

7-segment display There are two types of 7segment LED displays; A) common - anode B) common  cathode

Common Anode In commonanode, the anode of all of the LEDs are tied together to positive of the power supply (Vcc) as shown

Common Cathode In commoncathode, the cathode of all of the LEDs are tied together to ground as shown. GND

74LS47 ( BCDtoSevenSegment Decoder)

Combinational Logic Circuit Implementation using a Decoder Any combinational logic circuit with n inputs and m outputs can be implemented with an n-to-2n-line decoder and m OR gates. Procedure: Express the given Boolean function in sum of min-terms Choose a decoder to generate all the min-terms of the input variables. Select the inputs to each OR gate from the decoder outputs according to the list of min-term for each function.

Combinational Logic Circuit Implementation using a Decoder - An example (1) From the truth table of the full adder, the functions can be expressed in sum of min-terms. S(x,y,z) = m(1,2,4,7) C(x,y,z) = m(3,5,6,7) where  indicates sum, m indicates min-term and the number in brackets indicate the decimal equivalent x y Z C S 1