DIGITAL SYSTEMS TCE1111. 2 OTHER COMBINATIONAL LOGIC CIRCUITS DECODERS ENCODERS.

Slides:



Advertisements
Similar presentations
Give qualifications of instructors: DAP
Advertisements

Princess Sumaya University
Combinational Circuits
Combinational Circuits
Functions and Functional Blocks
التصميم المنطقي Second Course
Overview Part 2 – Combinational Logic
EET 1131 Unit 8 Code Converters, Multiplexers, and Demultiplexers
COE 202: Digital Logic Design Combinational Circuits Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office: Ahmad Almulhem, KFUPM.
CS 151 Digital Systems Design Lecture 17 Encoders and Decoders
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 3 – Combinational Logic Design Part 2 –
Design of Arithmetic Circuits – Adders, Subtractors, BCD adders
DIGITAL SYSTEMS TCE OTHER COMBINATIONAL LOGIC CIRCUITS WEEK 7 AND WEEK 8 (LECTURE 1 OF 3) COMPARATORS CODE CONVERTERS.
Digital Fundamentals Floyd Chapter 6 Tenth Edition
Combinational Logic Building Blocks
COMBINATIONAL CIRCUITS USING TTL 74XX ICS
OTHER COMBINATIONAL LOGIC CIRCUITS
EE2174: Digital Logic and Lab
OTHER COMBINATIONAL LOGIC CIRCUITS WEEK 7 AND WEEK 8 (LECTURE 2 OF 3)
CS 105 Digital Logic Design
Combinational Logic Chapter 4.
Morgan Kaufmann Publishers
Outline Decoder Encoder Mux. Decoder Accepts a value and decodes it Output corresponds to value of n inputs Consists of: Inputs (n) Outputs (2 n, numbered.
Top-down modular design
CS 151: Digital Design Chapter 3 3-8: Encoding. CS 151 Encoding Encoding - the opposite of decoding - the conversion of a maximum of 2 n input code to.
Combinational Logic Design
Logic Design A Review. Binary numbers Binary numbers to decimal  Binary 2 decimal  Decimal 2 binary.
CS2100 Computer Organisation MSI Components (AY2015/6 Semester 1)
Functions of Combinational Logic
WEEK #9 FUNCTIONS OF COMBINATIONAL LOGIC (DECODERS & MUX EXPANSION)
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
1 Lecture #7 EGR 277 – Digital Logic Reading Assignment: Chapter 4 in Digital Design, 3 rd Edition by Mano Chapter 4 – Combinational Logic Circuits A)
Combinational Design, Part 3: Functional Blocks
Logical Circuit Design Week 6,7: Logic Design of Combinational Circuits Mentor Hamiti, MSc Office ,
CHAPTER 4 Combinational Logic
CS 105 DIGITAL LOGIC DESIGN Chapter 4 Combinational Logic 1.
CS151 Introduction to Digital Design
Chap 2. Combinational Logic Circuits
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Combinational Circuits by Dr. Amin Danial Asham. References  Digital Design 5 th Edition, Morris Mano.
Chapter Four Combinational Logic 1. Discrete quantities of information are represented in digital systems by binary codes. A binary code of n bits is.
Combinational Logic Design – Design Procedure, Encoders/Decoders
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
1 Chapter 4 Combinational Logic Logic circuits for digital systems may be combinational or sequential. A combinational circuit consists of input variables,
Magnitude Comparator Dr. Ahmed Telba.
1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.
Digital Systems Section 11 Decoders and Encoders.
Chapter 3: Combinational Functions and Circuits 3-5 to 3-7: Decoders
Module 11.  In Module 9, we have been introduced to the concept of combinational logic circuits through the examples of binary adders.  Meanwhile, in.
Company LOGO Edit your slogan here DKT 122/3 DIGITAL SYSTEM 1 WEEK #8 FUNCTIONS OF COMBINATIONAL LOGIC (ENCODER & DECODER, MUX & DEMUX)
XYZCS Designing Binary Adders with decoders C(X,Y,Z) =  m(3,5,6,7) S(X,Y,Z) = S m(1,2,4,7);
Digital Design Module 2 Decoder Amit Kumar AP SCSE, GU Greater Noida.
1 DLD Lecture 16 More Multiplexers, Encoders and Decoders.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Decoders Zhijian John Wang. What are they? Overview of a decoder A device that reverses the process of an encoder Convert information from one format.
Mu.com.lec 11.  Used not only to perform addition but also to perform subtraction, multiplication and division  The most basic of the adders is the.
Decoders A decoder is a logic circuit that detects the presence of a specific combination of bits at its input. Two simple decoders that detect the presence.
MSI Circuits.
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Combinational Circuit Design
Combinational Logic Circuits
Digital Fundamentals Floyd Chapter 6 Tenth Edition
Reference: Chapter 3 Moris Mano 4th Edition
Chapter 6 Functions of Combinational Logic
FIGURE 4.1 Block diagram of combinational circuit
Chapter-4 Combinational Logic
Digital System Design Combinational Logic
Arithmetic Circuits.
Presentation transcript:

DIGITAL SYSTEMS TCE1111

2 OTHER COMBINATIONAL LOGIC CIRCUITS DECODERS ENCODERS

DIGITAL SYSTEMS TCE DECODER A decoder is a logic circuit that accepts a set of inputs that represents a binary number and activates only the output that corresponds to the input number. In other words, a decoder circuit looks at its inputs, determines which binary number is present there, and activates the one output that corresponds to that number ; all other outputs remain inactive

DIGITAL SYSTEMS TCE In its general form, a decoder has N input lines to handle N bits and form one to 2 N output lines to indicate the presence of one or more N-bit combinations. The basic binary function An AND gate can be used as the basic decoding element because it produces a HIGH output only when all inputs are HIGH Refer next slide for example

DIGITAL SYSTEMS TCE Decoding logic for the binary code 1001 with an active-HIGH output.

DIGITAL SYSTEMS TCE General decoder diagram # There are 2 N possible input combinations, from A 0 to A N  1. For each of these input combinations only one of the M outputs will be active HIGH (1), all the other outputs are LOW (0).

DIGITAL SYSTEMS TCE If an active-LOW output (74138, one of the output will low and the rest will be high) is required for each decoded number, the entire decoder can be implemented with 1.NAND gates 2.Inverters If an active-HIGH output (74139, one of the output will high and the rest will be low) is required for each decoded number, the entire decoder can be implemented with AND gates Inverters

DIGITAL SYSTEMS TCE to-4-Line Decoder (with Enable input)-Active LOW output (1)...

DIGITAL SYSTEMS TCE to-4-Line Decoder (with Enable input)-Active LOW output (2) The circuit operates with complemented outputs and a complement enable input. The decoder is enabled when E is equal to 0. Only one output can be equal to 0 at any given time, all other outputs are equal to 1. The output whose value is equal to 0 represents the minterm selected by inputs A and B The circuit is disabled when E is equal to 1.

DIGITAL SYSTEMS TCE line decoder (active-HIGH)

DIGITAL SYSTEMS TCE This decoder can be referred to in several ways. It can be called a 3-line-to- 8-line decoder, because it has three input lines and eight output lines. It could also be called a binary-octal decoder or converters because it takes a three bit binary input code and activates the one of the eight outputs corresponding to that code. It is also referred to as a 1-of-8 decoder, because only 1 of the 8 outputs is activated at one time.

DIGITAL SYSTEMS TCE Logic diagram of (Example of a 3  Bit Decoder)

DIGITAL SYSTEMS TCE Truth table of (Example of a 3  8 Bit Decoder) active-LOW

DIGITAL SYSTEMS TCE (Example of a 3  8 Bit Decoder) There is an enable function on this device, a LOW level on each input E’ 1, and E’ 2, and a HIGH level on input E 3, is required in order to make the enable gate output HIGH. The enable is connected to an input of each NAND gate in the decoder, so it must be HIGH for the NAND gate to be enabled. If the enable gate is not activated then all eight decoder outputs will be HIGH regardless of the states of the three input variables A 0, A 1, and A 2.

DIGITAL SYSTEMS TCE Example of a 5 to 32 Bit Decoder

DIGITAL SYSTEMS TCE Logic symbol for a 4-line-to-16-line (1-of-16) decoder. 74HC154

DIGITAL SYSTEMS TCE line-to-16 line Decoder constructed with two 3-line- to-8 line decoders (1)...

DIGITAL SYSTEMS TCE line-to-16 line Decoder constructed with two 3-line- to-8 line decoders (2) When w=0, the top decoder is enabled and the other is disabled. The bottom decoder outputs are all 0’s, and the top eight outputs generate min-terms 0000 to When w=1, the enable conditions are reversed. The bottom decoder outputs generate min-terms 1000 to 1111, while the outputs of the top decoder are all 0’s.

DIGITAL SYSTEMS TCE Combinational Logic Circuit Implementation using a Decoder Any combinational logic circuit with n inputs and m outputs can be implemented with an n-to-2n-line decoder and m OR gates. Procedure: –Express the given Boolean function in sum of min-terms –Choose a decoder to generate all the min-terms of the input variables. –Select the inputs to each OR gate from the decoder outputs according to the list of min-term for each function.

DIGITAL SYSTEMS TCE Combinational Logic Circuit Implementation using a Decoder - An example (1) From the truth table of the full adder, the functions can be expressed in sum of min-terms. S(x,y,z) =  m(1,2,4,7) C(x,y,z) =  m(3,5,6,7) where  indicates sum, m indicates min-term and the number in brackets indicate the decimal equivalent xyZCS

DIGITAL SYSTEMS TCE Combinational Logic Circuit Implementation using a Decoder - An example (2) Since there are three inputs and a total of eight min-terms, we need a 3-to-8 line decoder. The decoder generates the eight min-terms for x,y,z The OR gate for output S forms the logical sum of min-terms 1,2,4, and 7. The OR gates for output C forms the logical sum of min-terms 3,5,6, and 7

DIGITAL SYSTEMS TCE Combinational Logic Circuit Implementation using a Decoder - example (3) Implementation of a Full Adder with a Decoder

DIGITAL SYSTEMS TCE Encoder An encoder is a combinational logic circuit that essentially performs a “reverse” of decoder functions. An encoder accepts an active level on one of its inputs, representing digit, such as a decimal or octal digits, and converts it to a coded output such as BCD or binary. Encoders can also be devised to encode various symbols and alphabetic characters. The process of converting from familiar symbols or numbers to a coded format is called encoding.

DIGITAL SYSTEMS TCE Most decoders accept an input code and produce a HIGH ( or a LOW) at one and only one output line. In otherworlds, a decoder identifies, recognizes, or detects a particular code. The opposite of this decoding process is called encoding and is performed by a logic circuit called an encoder. An encoder has a number of input lines, only one of which input is activated at a given time and produces an N-bit output code,depending on which input is activated.

DIGITAL SYSTEMS TCE General encoder diagram

DIGITAL SYSTEMS TCE Logic circuit for octal-to binary encoder [8- line- 3-line ]

DIGITAL SYSTEMS TCE A low at any single input will produce the output binary code corresponding to that input. For instance, a low at A 3 ’ will produce O 2 =0, O 1 =1 and O 0 =1, which is binary code for 3. A o ’ is not connected to the logic gates because the encoder outputs always be normally at 0000 when none of the inputs is LOW Truth table for octal-to binary encoder [8-line- 3-line ]

DIGITAL SYSTEMS TCE Design of 4-input Priority Encoder ( 4-line-to 2 line priority encoder) (1)... A priority encoder is an encoder that includes the priority function If two or more inputs are equal to 1 at the same time, the input having the highest priority will take precedence. Truth Table of a 4-input Priority Encoder: InputsOutputs D 0 D 1 D 2 D 3 xyV 0000X X X XX10101 XXX1111

DIGITAL SYSTEMS TCE Design of 4-input Priority Encoder ( 4-line-to 2 line priority encoder) (2)... In addition to two outputs x, and y, the truth table has a third output designated by V, which is a valid bit indicator that is set 1 when one or more inputs are equal to 1. If all inputs are 0, there is no valid input and V is equal to 0. X’s in the output column indicate don’t care conditions, the X’s in the input columns are useful for representing a truth table in condensed form. The higher the subscript number, the higher the priority of the input. Input D3 has the highest priority, so regardless of the values of the other inputs, when this input is 1, the output for xy is 11 (binary 3)

DIGITAL SYSTEMS TCE Design of 4-input Priority Encoder ( 4-line-to 2 line priority encoder) (3)... V=D 0 +D 1 +D 2 +D 3 K-Maps for 4-input Priority Encoder

DIGITAL SYSTEMS TCE Design of 4-input Priority Encoder ( 4-line-to 2 line priority encoder) (4) Logic Diagram for 4-input priority encoder

DIGITAL SYSTEMS TCE Decimal-BCD priority encoder Encoder will produce a BCD output corresponding to the highest-order decimal digit input that is active and will ignore any other lower order active inputs. For instance if the input 6 and the 3 are active, the output will be 1001, which is the inverse value of BCD output 0110 (which represents decimal 6)

DIGITAL SYSTEMS TCE decimal-BCD priority encoder When A9’ is low, the output is 0110, which is inverse of 1001 ( eq to 9 in BCD)

DIGITAL SYSTEMS TCE Decimal- BCD switch decoder The output of the decoder are inversed to produce the normal BCD value