Sept. 3. 2007TPC readoutupgade meeting, Budapest1 DAQ for new TPC readout Ervin Dénes, Zoltán Fodor KFKI, Research Institute for Particle and Nuclear Physics.

Slides:



Advertisements
Similar presentations
Bus Specification Embedded Systems Design and Implementation Witawas Srisa-an.
Advertisements

6-April 06 by Nathan Chien. PCI System Block Diagram.
1 iTOP Electronics Effort LYNN WOOD PACIFIC NORTHWEST NATIONAL LABORATORY JULY 17, 2013.
Peter Chochula CERN-ALICE ALICE DCS Workshop, CERN September 16, 2002 DCS – Frontend Monitoring and Control.
DAQ for the TPC Sector Test at Test Beam T10 ALICE DAQ Group ALICE TPC Collaboration Meeting Cagliari, Sardinia 16 – 17 May 2004.
Radiation Tolerant Source Interface Unit for the ALICE Experiment E. Dénes et al. LECC September 2005, Heidelberg.
Who We Are? Detector Building Group of KFKI-RMKI (Research Institute for Particle and Nuclear Physics), Budapest, HUNGARY.
A Gigabit Ethernet Link Source Card Robert E. Blair, John W. Dawson, Gary Drake, David J. Francis*, William N. Haberichter, James L. Schlereth Argonne.
1P. Vande Vyvre - CERN/PH ALICE DAQ Technical Design Report DAQ TDR Task Force Tome ANTICICFranco CARENA Wisla CARENA Ozgur COBANOGLU Ervin DENESRoberto.
CMS Week Sept 2002 HCAL Data Concentrator Status Report for RUWG and Calibration WG Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.
An ATCA and FPGA-Based Data Processing Unit for PANDA Experiment H.XU, Z.-A. LIU,Q.WANG, D.JIN, Inst. High Energy Physics, Beijing, W. Kühn, J. Lang, S.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
CHEP04 - Interlaken - Sep. 27th - Oct. 1st 2004T. M. Steinbeck for the Alice Collaboration1/20 New Experiences with the ALICE High Level Trigger Data Transport.
CHEP04 - Interlaken - Sep. 27th - Oct. 1st 2004T. M. Steinbeck for the Alice Collaboration1/27 A Control Software for the ALICE High Level Trigger Timm.
Timm M. Steinbeck - Kirchhoff Institute of Physics - University Heidelberg - DPG 2005 – HK New Test Results for the ALICE High Level Trigger.
Ionization Profile Monitor Project Current Status of IPM Buffer Board Project 10 February 2006 Rick Kwarciany.
Detector Array Controller Based on First Light First Light PICNIC Array Mux PICNIC Array Mux Image of ESO Messenger Front Page M.Meyer June 05 NGC High.
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
Emlyn Corrin, DPNC, University of Geneva EUDAQ Status of the EUDET JRA1 DAQ software Emlyn Corrin, University of Geneva 1.
CDA 3101 Fall 2013 Introduction to Computer Organization I/O Devices and Buses 15 November 2013.
MSS, ALICE week, 21/9/041 A part of ALICE-DAQ for the Forward Detectors University of Athens Physics Department Annie BELOGIANNI, Paraskevi GANOTI, Filimon.
DDL hardware, DATE training1 Detector Data Link (DDL) DDL hardware Csaba SOOS.
Normal text - click to edit RCU – DCS system in ALICE RCU design, prototyping and test results (TPC & PHOS) Johan Alme.
Evaluation of the LDC Computing Platform for Point 2 SuperMicro X6DHE-XB, X7DB8+ Andrey Shevel CERN PH-AID ALICE DAQ CERN 10 October 2006.
LECC2003 AmsterdamMatthias Müller A RobIn Prototype for a PCI-Bus based Atlas Readout-System B. Gorini, M. Joos, J. Petersen (CERN, Geneva) A. Kugel, R.
Understanding Data Acquisition System for N- XYTER.
Design and Performance of a PCI Interface with four 2 Gbit/s Serial Optical Links Stefan Haas, Markus Joos CERN Wieslaw Iwanski Henryk Niewodnicznski Institute.
DAQ Issues for the 12 GeV Upgrade CODA 3. A Modest Proposal…  Replace aging technologies  Run Control  Tcl-Based DAQ components  mSQL  Hall D Requirements.
The ALICE DAQ: Current Status and Future Challenges P. VANDE VYVRE CERN-EP/AID.
4 Dec 2006 Testing the machine (X7DBE-X) with 6 D-RORCs 1 Evaluation of the LDC Computing Platform for Point 2 SuperMicro X7DBE-X Andrey Shevel CERN PH-AID.
RCU Status 1.RCU design 2.RCU prototypes 3.RCU-SIU-RORC integration 4.RCU system for TPC test 2002 HiB, UiB, UiO.
DDL1 ALICE Detector Data Link (DDL) and it’s use in STAR TOF J. Schambach.
Bernardo Mota (CERN PH/ED) 17/05/04ALICE TPC Meeting Progress on the RCU Prototyping Bernardo Mota CERN PH/ED Overview Architecture Trigger and Clock Distribution.
Management of the LHCb DAQ Network Guoming Liu * †, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.
Rome 4 Sep 04. Status of the Readout Electronics for the HMPID ALICE Jose C. DA SILVA ALICE.
CH10 Input/Output DDDData Transfer EEEExternal Devices IIII/O Modules PPPProgrammed I/O IIIInterrupt-Driven I/O DDDDirect Memory.
NA49-future Meeting, January 26, 20071Ervin Dénes, KFKI - RMKI DATE the DAQ s/w for ALICE (Birmingham, Budapest, CERN, Istanbul, Mexico, Split, Zagreb.
Update on ALICE software status and ideas Ervin Dénes Wigner Research Center Hungarian Academy of Sciences.
2003 Conference for Computing in High Energy and Nuclear Physics La Jolla, California Giovanna Lehmann - CERN EP/ATD The DataFlow of the ATLAS Trigger.
IPHC - DRS Gilles CLAUS 04/04/20061/20 EUDET JRA1 Meeting, April 2006 MAPS Test & DAQ Strasbourg OUTLINE Summary of MimoStar 2 Workshop CCMOS DAQ Status.
Takeo Higuchi (KEK); CHEP pptx High Speed Data Receiver Card for Future Upgrade of Belle II DAQ 1.Introduction – Belle II DAQ Experimental apparatus.
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
June 17th, 2002Gustaaf Brooijmans - All Experimenter's Meeting 1 DØ DAQ Status June 17th, 2002 S. Snyder (BNL), D. Chapin, M. Clements, D. Cutts, S. Mattingly.
PCI B ASED R EAD-OUT R ECEIVER C ARD IN THE ALICE DAQ S YSTEM W.Carena 1, P.Csato 2, E.Denes 2, R.Divia 1, K.Schossmaier 1, C. Soos 1, J.Sulyan 2, A.Vascotto.
Chapter 6 Storage and Other I/O Topics. Chapter 6 — Storage and Other I/O Topics — 2 Introduction I/O devices can be characterized by Behaviour: input,
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
The Past... DDL in ALICE DAQ The DDL project ( )  Collaboration of CERN, Wigner RCP, and Cerntech Ltd.  The major Hungarian engineering contribution.
GBT-FPGA Interface Carson Teale. GBT New radiation tolerant ASIC for bidirectional 4.8 Gb/s optical links to replace current timing, trigger, and control.
Management of the LHCb DAQ Network Guoming Liu *†, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.
Pierre VANDE VYVRE ALICE Online upgrade October 03, 2012 Offline Meeting, CERN.
Firmware Overview and Status Erno DAVID Wigner Research Center for Physics (HU) 26 January, 2016.
R.Divià, CERN/ALICE 1 ALICE off-line week, CERN, 9 September 2002 DAQ-HLT software interface.
1 DAQ.IHEP Beijing, CAS.CHINA mail to: The Readout In BESIII DAQ Framework The BESIII DAQ system consists of the readout subsystem, the.
17/02/06H-RORCKIP HeidelbergTorsten Alt The new H-RORC H-RORC.
B. Hirosky 12/14/00 FPGA + FIFO replaces: DMA P/IO buffers TSI device Keep ECL drivers BUY THIS! Same Basic Concept as L2Alpha, but with simplified implementation.
LECC2004 BostonMatthias Müller The final design of the ATLAS Trigger/DAQ Readout-Buffer Input (ROBIN) Device B. Gorini, M. Joos, J. Petersen, S. Stancu,
COMPASS DAQ Upgrade I.Konorov, A.Mann, S.Paul TU Munich M.Finger, V.Jary, T.Liska Technical University Prague April PANDA DAQ/FEE WS Игорь.
Sergio Vergara Limon, Guy Fest, September Electronics for High Energy Physics Experiments.
András László KFKI Research Institute for Particle and Nuclear Physics New Read-out System of the NA61 Experiment at CERN SPS Zimányi Winter School ‑ 25.
The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.
Use of FPGA for dataflow Filippo Costa ALICE O2 CERN
LHC experiments Requirements and Concepts ALICE
TPC Commissioning: DAQ, ECS aspects
Status of the Front-End Electronics and DCS for PHOS and TPC
Evolution of S-LINK to PCI interfaces
PCI BASED READ-OUT RECEIVER CARD IN THE ALICE DAQ SYSTEM
NA61 - Single Computer DAQ !
TELL1 A common data acquisition board for LHCb
TPC Electronics Meeting - DDL related Software -
Presentation transcript:

Sept TPC readoutupgade meeting, Budapest1 DAQ for new TPC readout Ervin Dénes, Zoltán Fodor KFKI, Research Institute for Particle and Nuclear Physics

Sept TPC readoutupgade meeting, Budapest2 DDL architecture PCI Bus Concentrator DAQ Read-out Receiver Card (D-RORC) Source Interface Unit Forward Channel (Raw data) Backward Channel (Pedestals, control) Destination Interface Unit Detector Data Link (DDL) : - Source Interface Unit - Transmission media - Destination Interface Unit Standard detector/DAQ interface

Sept TPC readoutupgade meeting, Budapest3 ALICE Detector Data Link

Sept TPC readoutupgade meeting, Budapest4 Read-Out Receiver Cards (D-RORC) PCI-X adapter for 2 DDL max 100 MHz PCI master: autonomous DMA

Sept TPC readoutupgade meeting, Budapest5 DDL Features Interface: Full duplex 32-bit data path on the destination interface (DIU card) Half duplex 32-bit data path on the source interface (SIU card) Full duplex flow control (XON/XOFF) Interface clock up to 66 MHz (easy integration with PCI 66) 264 MB/s peak data rate, 240 MB/s sustained bandwidth (max.) Implementation: Duplex LC optical link up to 300 m 2x FC or 2x GbE physical layer components Small Form Factor Pluggable (SFP) optical transceivers Bit error rate < Robust error detection: very low undetected bit error rate < Automatic link synchronization and management Radiation tolerant Source Interface Extras: Stand-by support (low power consumption) In-system reconfiguration / Remote system upgrade Monitoring of the aging of laser diode of optical transceivers

Sept TPC readoutupgade meeting, Budapest6 Readout System Performance Motherboard with dual Xeon 2.4 GHz Six PCI-X slots, 4 bus segments ( ), 2 controllers Linux OS ALICE Data-Acquisition software (DATE)

Sept TPC readoutupgade meeting, Budapest7 Performance: 6 D-RORCs Testing the fully populated PC using data source internal to PCI interface –Interoperability test –Measure the maximal input bandwidth PCI #6 PCI #5 PCI #4 PCI #3 PCI #2 PCI #1 Segment #1 #2 #3 #4 Controller #1 #2 1 Ch Aggregate Bandwidth [MB/s] Normalized Bandwidth [MB/s/Ch]

Sept TPC readoutupgade meeting, Budapest8 DDL Software All functions accessible as interactive commands or API Script-based interpreter for sequence of operations: –Sending command to the FEE –Reading FEE status printing the status comparing the status polling the status –Downloading data into the FEE from a file –Reading data from the FEE writing data into a file comparing data with data in a file TPC configuration: < 0.3 s FERO DDL definepedestal_addr0x1FFF defineenable_pedestal0x2C resetSIU write_commandenable_pedestal write_blockpedestal_addr pedestal.hex%x read_and_check_blockpedestal_addrpedestal.hex%x definepedestal_addr0x1FFF defineenable_pedestal0x2C resetSIU write_commandenable_pedestal write_blockpedestal_addr pedestal.hex%x read_and_check_blockpedestal_addrpedestal.hex%x D-RORC LDC

Sept TPC readoutupgade meeting, Budapest9 DDL Transactions write_command FEE command No reply from the FEE RORCConc.FEE BUS FEE command acq Writing a command to the FEE (e.g. CLEAR)

Sept TPC readoutupgade meeting, Budapest10 DDL Transactions read_and_print “ ” [ ] FEE address RORCConc.FEE BUS FEE status read_and_check read_until At least 6 FEE clocks FEE address Reading a status from the FEE acq

Sept TPC readoutupgade meeting, Budapest11 DDL Transactions write_block [ ] FEE address FEERORCConc. BUS Data FEE address block length acq Writing data to the FEE (e.g. pedestal) end transaction acq

Sept TPC readoutupgade meeting, Budapest12 DDL Transactions FEE address BUS block length Data end transaction end block FEE address acq Reading data from the FEE (e.g. read back pedestal) RORCConc.FEE BUS SW read_and_check_block [ ]

Sept TPC readoutupgade meeting, Budapest13 DDL Transactions start run BUS event length Data end transaction end of event Rdy to receive acq Data collection RORCConc.FEE BUS SW Data event length end of event end run

Sept TPC readoutupgade meeting, Budapest14 The Free FIFO D-RORC PC memory bank Firmware Event building page address Free FIFO PC CPU Allocation of free pages

Sept TPC readoutupgade meeting, Budapest15 Direct Memory Access D-RORC Firmware PC memory bank DDL No involvement PC CPU

Sept TPC readoutupgade meeting, Budapest16 The Ready FIFO D-RORC PC memory bank Event building DDL Ready FIFO Firmware lengthpage status lengthpage status lengthpage status Delivery of filled pages PC CPU

Sept TPC readoutupgade meeting, Budapest17 NA61 DAQ Configuration VTPC1VTPC2 MTPCR MTPCL Motherboards and concentrator CAMAC TOFs Trigger system PC RORC DDL links Gate & Clock to Motherboards Busy VME to PCI ?

Sept TPC readoutupgade meeting, Budapest18 Timing Diagram Gate for event Transfer to PC Readout of FEE Busy Evt 1. Evt 2. Evt 3. Read FEE to mem 1Read FEE to mem 2 Transfer evt 1. to PC Transfer evt 2.. Busy generally = sampling time + FEE readout time, if the data flow fluid Busy = 1, during the readout of the FEE or no free memory to read it

Sept TPC readoutupgade meeting, Budapest19 Bandwidth Estimations DDL/PCI bus: 100 MHz, 64 bits 800 MB/s Memory bus: 2.4 GHz, 64 bits 19.2 GB/s Requirement: 100 Hz, size: 6 MB 600 MB/s SATA speed: 6 Gb/s, 750 MB/s ?