ECE 301 – Digital Electronics Karnaugh Maps and Determining a Minimal Cover (Lecture #8) The slides included herein were taken from the materials accompanying.

Slides:



Advertisements
Similar presentations
Based on slides by: Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 8 – Systematic Simplification.
Advertisements

ECE C03 Lecture 31 Lecture 3 Two-Level Logic Minimization Algorithms Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
ECE 3110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps.
Chapter 3 Simplification of Switching Functions. Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
Gate-level Minimization
©2004 Brooks/Cole FIGURES FOR CHAPTER 5 KARNAUGH MAPS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter in the.
ECE C03 Lecture 21 Lecture 2 Two Level Minimization Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
ECE 301 – Digital Electronics Karnaugh Maps (Lecture #7) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,
ECE 301 – Digital Electronics Circuit Design and Analysis (Lecture #9A) The slides included herein were taken from the materials accompanying Fundamentals.
ECE 301 – Digital Electronics Minterm and Maxterm Expansions and Incompletely Specified Functions (Lecture #6) The slides included herein were taken from.
ECE 331 – Digital System Design
ECE 331 – Digital System Design
CS 140 Lecture 5 Professor CK Cheng 10/10/02. Part I. Combinational Logic 1.Spec 2.Implementation K-map: Sum of products Product of sums.
CS 140 Lecture 3 Professor CK Cheng Tuesday 4/09/02.
Chapter 3 Simplification of Switching Functions
Give qualifications of instructors: DAP
CS 140 Lecture 4 Professor CK Cheng 4/11/02. Part I. Combinational Logic Implementation K-Map Given F R D Obj: Minimize sum of products Proc: Draw K-Map.
ECE 301 – Digital Electronics Boolean Algebra and Standard Forms of Boolean Expressions (Lecture #4) The slides included herein were taken from the materials.
ECE 331 – Digital System Design Karnaugh Maps and Determining a Minimal Cover (Lecture #7) The slides included herein were taken from the materials accompanying.
ECE 331 – Digital System Design
CS 140 Lecture 5 Professor CK Cheng CSE Dept. UC San Diego.
بهينه سازي با نقشة کارنو Karnaugh Map. 2  Method of graphically representing the truth table that helps visualize adjacencies 2-variable K-map 3-variable.
CS 140 Lecture 5 Professor CK Cheng CSE Dept. UC San Diego 1.
Simplifying Boolean Expressions Using K-Map Method
K-map Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009.
1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each.
1 Chapter 5 Karnaugh Maps Mei Yang ECG Logic Design 1.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. K-Map (1)  Karnaugh Mapping is used to minimize the number of logic gates that are required in a digital circuit.
ECE 331 – Digital System Design NAND and NOR Circuits, Multi-level Logic Circuits, and Multiple-output Logic Circuits (Lecture #9) The slides included.
Optimization Algorithm
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
ECE 331 – Digital System Design Circuit Design and Analysis (Lecture #9A) The slides included herein were taken from the materials accompanying Fundamentals.
ECE 3110: Introduction to Digital Systems Symplifying Products of sums using Karnaugh Maps.
Unit 5 Karnaugh Maps Fundamentals of Logic Design by Roth and Kinney.
Converting to Minterms Form
Chapter 2 Two- Level Combinational Logic. Chapter Overview Logic Functions and Switches Not, AND, OR, NAND, NOR, XOR, XNOR Gate Logic Laws and Theorems.
Karnaugh Maps ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.
Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
Chapter 3 The Karnaugh Map
07 KM Page 1 ECEn/CS 224 Karnaugh Maps. 07 KM Page 2 ECEn/CS 224 What are Karnaugh Maps? A simpler way to handle most (but not all) jobs of manipulating.
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
Copied with Permission from prof. Mark PSU ECE
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
THE K-MAP.
Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
C.S.Choy39 TERMINOLOGY Minterm –product term containing all input variables of a function in either true or complementary form Maxterm – sum term containing.
1 Example: Groupings on 3-Variable K-Maps BC F(A,B,C) = A ’ B ’ A BC F(A,B,C) = B ’ A
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Lecture # 5 University of Tehran
Karnaugh Maps (K maps).
CEC 220 Digital Circuit Design More Karnaugh Maps Monday, February 02 CEC 220 Digital Circuit Design Slide 1 of 11.
K-map Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009.
CEC 220 Digital Circuit Design Implicants Wed, Sept. 23 CEC 220 Digital Circuit Design Slide 1 of 10.
ECE 301 – Digital Electronics Minimizing Boolean Expressions using K-maps, The Minimal Cover, and Incompletely Specified Boolean Functions (Lecture #6)
Figure 5–5 Exclusive-OR logic diagram and symbols. Open file F05-05 to verify the operation. Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by.
School of Computer and Communication Engineering, UniMAP DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
1 EENG 2710 Chapter 3 Simplification of Switching Functions.
©2010 Cengage Learning SLIDES FOR CHAPTER 5 KARNAUGH MAPS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter.
ECE 331 – Digital System Design
ECE 331 – Digital System Design
CHAPTER 5 KARNAUGH MAPS 5.1 Minimum Forms of Switching Functions
ECE 331 – Digital System Design
ECE 331 – Digital System Design
ECE 331 – Digital System Design
Chapter 3 Gate-level Minimization.
ECE 331 – Digital System Design
Presentation transcript:

ECE 301 – Digital Electronics Karnaugh Maps and Determining a Minimal Cover (Lecture #8) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design, 6 th Edition, by Roth and Kinney, and were used with permission from Cengage Learning.

Spring 2011ECE Digital Electronics2 Four-variable K-map row #ABCDminterm 00000m0m m1m m2m m3m m4m m5m5 …… m m m m m 15

Spring 2011ECE Digital Electronics3 Four-variable K-map A B C D Gray code m0 m0 m4m4 m 12 m8m8 m1 m1 m5m5 m 13 m9m9 m3 m3 m7m7 m 14 m 11 m2 m2 m6m6 m 15 m 10

Spring 2011ECE Digital Electronics4 Minimization: Example #7 Use a Karnaugh map to determine the minimum POS expression For the following logic function: F(A,B,C,D) =  m(0,1,3,4,5,7,8,11,14) Specify the equivalent maxterm expansion.

Spring 2011ECE Digital Electronics5 Minimization: Example #8 Use a Karnaugh map to determine the minimum SOP expression For the following logic function: F(A,B,C,D) =  M(0,2,5,7,8,11,13,15) Specify the equivalent minterm expansion.

Spring 2011ECE Digital Electronics6 Minimization: Example #9 Use a Karnaugh map to determine the 1. minimum SOP expression 2. minimum POS expression For the following logic function: F(A,B,C,D) =  M(0,1,2,3,6,11,14) What is the cost of each logic circuit?

Spring 2011ECE Digital Electronics7 Karnaugh Maps Karnaugh maps can also be used to minimize incompletely specified functions.

Spring 2011ECE Digital Electronics8 Minimization: Example #10 Use a Karnaugh map to determine the 1. minimum SOP expression 2. minimum POS expression For the following logic function: F(A,B,C) =  m(4,7) +  d(1,3)

Spring 2011ECE Digital Electronics9 Minimization: Example #11 Use a Karnaugh map to determine the minimum SOP expression For the following logic function: F(A,B,C,D) =  M(0,2,5,6,8,13,15).  D(3,4,10)

Spring 2011ECE Digital Electronics10 Minimization: Example #12 Use a Karnaugh map to determine the minimum POS expression For the following logic function: F(A,B,C,D) =  m(0,1,2,4,6,8,9,10) +  d(3,7,11,13,14)

Spring 2011ECE Digital Electronics11 Determining a Minimal Cover

Spring 2011ECE Digital Electronics12 Literals and Implicants Literal  Each occurrence of a variable or its complement in an expression Implicant (SOP)← represents a product term  A single 1 in the K-map  A group of adjacent 1's in the K-map Implicant (POS)← represents a sum term  A single 0 in the K-map  A group of adjacent 0's in the K-map

Spring 2011ECE Digital Electronics13 Prime Implicants Prime Implicant (SOP)  A product term implicant that cannot be combined with another product term implicant to eliminate a literal. Prime Implicant (POS)  A sum term implicant that cannot be combined with another sum term implicant to eliminate a literal.

Spring 2011ECE Digital Electronics14 Implicant Prime Implicant Implicant Prime Implicant Implicants and Prime Implicants Additional Prime Implicants?

Spring 2011ECE Digital Electronics15 Identifying Prime Implicants

Spring 2011ECE Digital Electronics16 Identifying Required Terms Is this term required?

Spring 2011ECE Digital Electronics17 If a minterm is covered by only one prime implicant, that prime implicant is said to be essential, and must be included in the minimum sum of products (SOP). Essential Prime Implicants Prime Implicants Implicants Essential Prime Implicants

Spring 2011ECE Digital Electronics18 Note: 1’s shaded in blue are covered by only one prime implicant. All other 1’s are covered by at least two prime implicants. Identifying Essential Prime Implicants

Spring 2011ECE Digital Electronics19 Determining a Minimal Cover Identify all prime implicants Select all essential prime implicants Select prime implicant(s) to cover remaining terms by considering all possibilities  Sometimes selection is obvious  Sometimes “guess” next prime implicant Continue, perhaps recursively Try all possible “guesses” Determine the Boolean expression  May not be unique

Spring 2011ECE Digital Electronics20 Shaded 1’s are covered by only one prime implicant. Essential prime implicants: A′B, AB′D′ Then AC′D covers the remaining 1’s. Determining a Minimal Cover

Spring 2011ECE Digital Electronics21 A Minimal Cover Thus … A minimal cover is an expression that consists of the fewest product terms (for a SOP expression) or sum terms (for a POS expression) and the fewest literals in each term.

Spring 2011ECE Digital Electronics22 Questions?