1 Silicon Odometer: An On-Chip Reliability Monitor for Measuring Frequency Degradation of Digital Circuits NBTI impact mitigation techniques Guard-banding.

Slides:

Advertisements

Similar presentations

A G R E A T E R M E A S U R E O F C O N F I D E N C E K E I T H L E Y C O N F I D E N T I A L – P R O P R I E T A R Y © Copyright 2004.

Advertisements

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Low Power Design in CMOS.

Tunable Sensors for Process-Aware Voltage Scaling

Robust Low Power VLSI R obust L ow P ower VLSI Sub-threshold Sense Amplifier (SA) Compensation Using Auto-zeroing Circuitry 01/21/2014 Peter Beshay Department.

Slides based on Kewal Saluja

1 Cleared for Open Publication July 30, S-2144 P148/MAPLD 2004 Rea MAPLD 148:"Is Scaling the Correct Approach for Radiation Hardened Conversions.

PEP II Transverse Feedback System Ron Akre Anatoly Krasnykh Uli Wienands MAC April 15, 2004.

1 A 90nm 512Mb 166MHz Multilevel Cell Flash Memory with 1.5MByte/s Programming Adopted from ISSCC Dig. Tech. Papers, Feb.2005, Intel Corporation[2.6] Presented.

Ultra Low Power PLL Implementations Sudhanshu Khanna ECE

SRAM Mohammad Sharifkhani. Effect of Mismatch.

1 A Variation-tolerant Sub- threshold Design Approach Nikhil Jayakumar Sunil P. Khatri. Texas A&M University, College Station, TX.

UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD.

University of Michigan Electrical Engineering and Computer Science University of Michigan Electrical Engineering and Computer Science 1 Self-calibrated.

Die-Hard SRAM Design Using Per-Column Timing Tracking

Area-performance tradeoffs in sub-threshold SRAM designs

Brian Otis Wireless Sensing Lab Seattle, WA, USA Techniques for miniaturization of circuits and systems.

1 Computing with Leakage Currents Nikhil Jayakumar, Kanupriya Gulati, Rajesh Garg and Sunil P. Khatri ECE Department Texas A&M University.

University of Michigan Electrical Engineering and Computer Science 1 Online Timing Analysis for Wearout Detection Jason Blome, Shuguang Feng, Shantanu.

Power, Energy and Delay Static CMOS is an attractive design style because of its good noise margins, ideal voltage transfer characteristics, full logic.

Digital Temperature Sensing in a Variable Supply Environment EE241 Term Project Matthew Spencer Steven Callender Spring 2009.

Impromptu Data Extraction and Analysis Data Mining and Analytics Framework for VLSI Designs Sandeep P

Motivation Yang You 1, Jinghong Chen 1, Datao Gong 2, Deping Huang 1, Tiankuan Liu 2, Jingbo Ye 2 1 Department of Electrical Engineering, Southern Methodist.

Case Study - SRAM & Caches

Advanced Computing and Information Systems laboratory Device Variability Impact on Logic Gate Failure Rates Erin Taylor and José Fortes Department of Electrical.

Effects of Variation on Emerging Devices for Use in SRAM

EE466: VLSI Design Power Dissipation. Outline Motivation to estimate power dissipation Sources of power dissipation Dynamic power dissipation Static power.

11 1 Process Variation in Near-threshold Wide SIMD Architectures Sangwon Seo 1, Ronald G. Dreslinski 1, Mark Woh 1, Yongjun Park 1, Chaitali Chakrabarti.

Carbon Nanotube Technology An Alternative in Future SRAM memories UPC CASTNESS’11 WORKSHOP ON TERACOMP FET Projects, Rome, January 17 th -18 th 2011.

Mini-SRAM Test Structures: Distributed SRAM Yield Micro Probes for Monitoring 3D Integrated Chips JB Kuang and Keith Jenkins IBM Research June 2013.

PUT JOSH WEB- STREAM HERE. 4/30/2010 Iowa State University EE492 – Senior Design II.

1 CMOS Temperature Sensor with Ring Oscillator for Mobile DRAM Self-refresh Control IEEE International Symposium on Circuits and Systems, Chan-Kyung.

Slide: 1International Conference on Electronics, Circuits, and Systems 2010 Department of Electrical and Computer Engineering University of New Mexico.

1 Process-Variation Tolerant Design Techniques for Multiphase Clock Generation Manohar Nagaraju +, Wei Wu*, Cameron Charles # + University of Washington,

An Ultra Low Power DLL Design

1 Quarterly Technical Report 1 for Pittsburgh Digital Greenhouse Kyusun Choi The Pennsylvania State University Computer Science and Engineering Department.

© 2008 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPaper #15 1 Hongshin Jun, Bill Eklow 9/15/2010 BTW10, Fort Collins, CO PCC - Programmable.

© International Rectifier DirectFET  MOSFETs Double Current Density In High Current DC-DC Converters With Double Sided Cooling.

Low Power via Sub-Threshold Circuits Mike Pridgen.

Solar Cell Stability – May12-09 ABSTRACT Solar cell research is a major emphasis of Iowa State University. Improving the efficiency of solar cells can.

18/10/20151 Calibration of Input-Matching and its Center Frequency for an Inductively Degenerated Low Noise Amplifier Laboratory of Electronics and Information.

SRAM DESIGN PROJECT PHASE 2 Nirav Desai VLSI DESIGN 2: Prof. Kia Bazargan Dept. of ECE College of Science and Engineering University of Minnesota,

הפקולטה למדעי ההנדסה Faculty of Engineering Sciences.

A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation Keng-Jan Hsiao and Tai-Cheng Lee National Taiwan University Taipei, Taiwan.

LC Voltage Control Oscillator AAC

On-Chip Reliability Monitor for Measuring Frequency Degradation of Digital Circuits Department of Electrical and Computer Engineering By Han Lin Jiun-Yi.

Variation-Aware Design for Nanoscale VLSI Sachin S. Sapatnekar University of Minnesota CAS-FEST 2010 Circuits and Systems Forum on Emerging and Special.

Taking evolutionary circuit design from experimentation to implementation: some useful techniques and a silicon demonstration Adrian Stoica Ricardo S.

On-Chip Sensors for Process, Aging, and Temperature Variation

1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.

Outline Introduction: BTI Aging and AVS Signoff Problem

Variation-Tolerant Circuits: Circuit Solutions and Techniques Jim Tschanz, Keith Bowman, and Vivek De Microprocessor Technology Lab Intel Corporation,

Weak SRAM Cell Fault Model and a DFT Technique Mohammad Sharifkhani, with special thanks to Andrei Pavlov University of Waterloo.

Power Quality: A Nonlinear Adaptive Filter for Improved Power System Operation and Protection Research Overview: Focuses on the application of a new algorithm.

1 PD Loop Filter 1/N Ref VCO Phase- Locked Loop LO.

-1- UC San Diego / VLSI CAD Laboratory On Potential Design Impacts of Electromigration Awareness Andrew B. Kahng, Siddhartha Nath and Tajana S. Rosing.

The InGaAs IR Array of Chunghwa Telecom Laboratory Chueh-Jen Lin and Shiang-Yu Wang, Optics and Infrared Laboratory In 2006, Advanced Technology Laboratory.

Seok-jae, Lee VLSI Signal Processing Lab. Korea University

Technology VLSI Silicon Sensor and System Lab Digitally-Controlled Cell-based Oscillator With Multi-Phase Differential Outputs 楊佳榮

1 Dual-V cc SRAM Class presentation for Advanced VLSIPresenter:A.Sammak Adopted from: M. Khellah,A 4.2GHz 0.3mm 2 256kb Dual-V CC SRAM Building Block in.

3D Technology and SRAM Simulation Advisor : Yi-Chang Lu Student : Chun-Yen Lin Graduate Institute of Electronics Engineering National Taiwan University.

ONLINE MONITORING APPLICATIONS OF POWER TRANSFORMER Deepak Subedi.

1 D. BRETON 1, L.LETERRIER 2, V.TOCUT 1, Ph. VALLERAND 2 (1) LAL ORSAY - France (2) LPC CAEN - France Super Nemo Absolute Time Stamper A high resolution.

STT-RAM Feasibility Study Amr Amin UCLA Jan 2010.

Si70xx Temperature Sensors Customer Friendly

2014 Spring ASIC/SOC Design

Jorge M.Trabal - M.S. Student José G. Colom - Ph.D.

Steam / condensate system Heat recovery – cleaning circuit

Circuits Aging Min Chen( ) Ran Li( )

Impact of Negative Bias Temperature Instability on FPGAs

Circuits Aging Min Chen( ) Ran Li( )

Presentation transcript:

1 Silicon Odometer: An On-Chip Reliability Monitor for Measuring Frequency Degradation of Digital Circuits NBTI impact mitigation techniques Guard-banding Size up devices Toggle circuit nodes Lower temperature V tp and V dd tuning NBTI impact on digital circuits F max Leakage current SRAM cell stability SRAM read/write margin Bottom line: Need to accurately measure the NBTI effect and develop compact models

2 Silicon Odometer Phase Comp. Stressed ROSC (freq=f stress )... Reference ROSC A B C PC_OUT Measurement Stress period V DD_NOM V DD_STR 0V (freq=f ref ) (freq=f ref - f stress ) Two free running ROSCs for beat frequency detection Count PC_OUT to determine frequency degradation Insensitive to environmental variations High delay sensing resolution Fully implemented by digital circuits

Labview GUI 3 Summary Measurement work bench 0.00% 0.05% 0.10% 0.15% 0.20% 0.25% 0.30% Time (sec) Frequency degradation V stress =V0, 30  C Fully digital, minimal calibration Sub-picosecond sensing resolution (<0.02% or <0.8ps) Microsecond measurement time for minimal recovery (2us) Applicable as a on-chip reliability monitor