ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)

Slides:

Advertisements

Similar presentations

COE 202: Digital Logic Design Sequential Circuits Part 2

Advertisements

Introduction to Sequential Circuits

State-machine structure (Mealy)

TOPIC : Finite State Machine(FSM) and Flow Tables UNIT 1 : Modeling Module 1.4 : Modeling Sequential circuits.

ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.

Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.

Multiplexors Sequential Circuits and Finite State Machines Prof. Sin-Min Lee Department of Computer Science.

SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 6 – Part 1.

1 EE365 Sequential-circuit analysis. 2 Clocked synchronous seq. circuits A.k.a. “state machines” Use edge-triggered flip-flops All flip-flops are triggered.

CS 151 Digital Systems Design Lecture 21 Analyzing Sequential Circuits.

CS 151 Digital Systems Design Lecture 25 State Reduction and Assignment.

ECE 331 – Digital System Design Introduction to and Analysis of Sequential Logic Circuits (Lecture #20) The slides included herein were taken from the.

ECE 331 – Digital System Design State Reduction and State Assignment (Lecture #22) The slides included herein were taken from the materials accompanying.

ECE 331 – Digital System Design

EECC341 - Shaaban #1 Lec # 14 Winter Clocked Synchronous State-Machines Such machines have the characteristics: –Sequential circuits designed.

Give qualifications of instructors: DAP

A clocked synchronous state-machine changes state only when a triggering edge or “tick” occurs on the clock signal. ReturnNext  “State-machine”: is a.

ECE 331 – Digital System Design Counters (Lecture #18)

ECE 301 – Digital Electronics

ECE 331 – Digital System Design Sequential Circuit Design (Lecture #23) The slides included herein were taken from the materials accompanying Fundamentals.

ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)

1 Synchronous Sequential Circuit Analysis. 2 Synchronous Sequential Circuit State Memory – A set of n edge-triggered flip-flops that store the current.

ENGIN112 L25: State Reduction and Assignment October 31, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 25 State Reduction and Assignment.

9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a.

ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 4 – Part 3 Tom Kaminski & Charles.

ECE 301 – Digital Electronics Flip-Flops and Registers (Lecture #15)

Lecture 10 Topics: Sequential circuits Basic concepts Clocks

ECE 301 – Digital Electronics Counters (Lecture #16)

IKI c-Synthesis of Sequential Logic Bobby Nazief Semester-I The materials on these slides are adopted from: Prof. Daniel Gajski’s transparency.

ECE 331 – Digital Systems Design Sequential Logic Circuits: FSM Design (Lecture #20)

T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T =

Synchronous Circuit Design (Class 10.1 – 10/30/2012) CSE 2441 – Introduction to Digital Logic Fall 2012 Instructor – Bill Carroll, Professor of CSE.

Lecture 4 – State Machine Design 9/26/20081ECE Lecture 4.

Introduction to Sequential Logic Design Flip-flops FSM Analysis.

Introduction to Sequential Logic Design Finite State-Machine Design.

Counters Dr. Rebhi S. Baraka Logic Design (CSCI 2301) Department of Computer Science Faculty of Information Technology The Islamic University.

1 Lecture 22 Sequential Circuits Analysis. 2 Combinational vs. Sequential  Combinational Logic Circuit  Output is a function only of the present inputs.

Module : FSM Topic : types of FSM. Two types of FSM The instant of transition from the present to the next can be completely controlled by a clock; additionally,

Fall 2004EE 3563 Digital Systems Design EE3563 Chapter 7, 8, 10 Reading Assignments  7.1, 7.2, 7.3  8.1, ,   8.5.1, 8.5.2,

DLD Lecture 26 Finite State Machine Design Procedure.

ECE 301 – Digital Electronics

ANALYSIS OF SEQUENTIAL CIRCUITS by Dr. Amin Danial Asham.

Analysis and Synthesis of Synchronous Sequential Circuits A “synchronizing” pulse/edge signal (clock) controls the operation of the memory portion of the.

CEC 220 Digital Circuit Design Timing Analysis of State Machines

Registers; State Machines Analysis Section 7-1 Section 5-4.

1 State Reduction Goal: reduce the number of states while keeping the external input-output requirements unchanged. State reduction example: a: input 0.

CEC 220 Digital Circuit Design Mealy and Moore State Machines Friday, March 27 CEC 220 Digital Circuit Design Slide 1 of 16.

© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.

Introduction to Sequential Logic Design Finite State-Machine Analysis.

State Machine Design State Machine Design Digital Electronics

ECE 301 – Digital Electronics Brief introduction to Sequential Circuits and Latches (Lecture #14)

ECE 331 – Digital System Design Introduction to Sequential Circuits and Latches (Lecture #16)

State Machine Design Shiva choudhary En No.: Electronics and comm. Dept K.I.T.,Jamnagar 1.

Mealy and Moore Machines Lecture 8 Overview Moore Machines Mealy Machines Sequential Circuits.

Digital Design: With an Introduction to the Verilog HDL, 5e M. Morris Mano Michael D. Ciletti Copyright ©2013 by Pearson Education, Inc. All rights reserved.

Chapter #6: Sequential Logic Design

Introduction to Sequential Logic Design

ANALYSIS OF SEQUENTIAL CIRCUITS

Introduction to Advanced Digital Design (14 Marks)

Learning Outcome By the end of this chapter, students are expected to refresh their knowledge on sequential logic related to HDL.

FIGURE 5.1 Block diagram of sequential circuit

Digital Design Lecture 9

Asynchronous Inputs of a Flip-Flop

ECE 301 – Digital Electronics

T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T.

CSE 370 – Winter Sequential Logic-2 - 1

Lecture 17 Logistics Last lecture Today HW5 due on Wednesday

SYEN 3330 Digital Systems Chapter 6 – Part 3 SYEN 3330 Digital Systems.

Lecture 20 Logistics Last lecture Today HW6 due Wednesday

Lecture 17 Logistics Last lecture Today HW5 due on Wednesday

Presentation transcript:

ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)

ECE Digital Systems Design2 Combinational vs. Sequential Combinational Logic Circuit  Output is a function of the inputs.  Does not have state information.  Does not require memory. Sequential Logic Circuit  Output is a function of the present state (and of the inputs).  Has state information  Requires memory.  Uses Flip-Flops to implement memory.

ECE Digital Systems Design3 Synchronous vs. Asynchronous Synchronous Sequential Logic Circuit  Clocked  All Flip-Flops use the same clock and change state on the same triggering edge. Asynchronous Sequential Logic Circuit  No clock  Can change state at any instance in time.  Faster but more complex than synchronous sequential circuits.

ECE Digital Systems Design4 Finite State Machine: Models Moore Machine  Outputs are a function of the present state.  Outputs are independent of the inputs.  State diagram includes an output value for each state. Mealy Machine  Outputs are a function of the present state and the input.  State diagram includes an input and output value for each transition (between states). There is an equivalent Mealy machine for each Moore machine.

ECE Digital Systems Design5 Finite State Machine: Models

ECE Digital Systems Design6 FSM: State Diagram (Moore) State Output Input A B C

ECE Digital Systems Design7 FSM: State Diagram (Mealy) State Output Input

ECE Digital Systems Design8 Finite State Machine Analysis

ECE Digital Systems Design9 FSM Analysis: Procedure Determine the Flip-Flop input equations  In terms of the present state and input variables Determine the FSM output equation(s) Determine the next state values in the state table  Assume binary encoding  Use Flip-Flop Characteristic Equation Construct the state table  Assign a state to each binary state assignment Draw the corresponding state diagram Determine the behavior of the FSM

ECE Digital Systems Design10 Example: FSM using D Flip-Flops FSM Analysis

11 FSM Analysis: Example (D FF) input state output What type of FSM is this?

ECE Digital Systems Design12 FSM Analysis: Example (D FF) Determine the FF input equations and the FSM output equation(s)

ECE Digital Systems Design13 FSM Analysis: Example (D FF)

ECE Digital Systems Design14 FSM Analysis: Example (D FF)

ECE Digital Systems Design15 FSM Analysis: Example (D FF)

ECE Digital Systems Design16 Example: FSM using JK Flip-Flops FSM Analysis

ECE Digital Systems Design17 FSM Analysis: Example (JK FF) input state What type of FSM is this?

ECE Digital Systems Design18 FSM Analysis: Example (JK FF) Determine the FF input equations and the FSM output equation(s)

ECE Digital Systems Design19 FSM Analysis: Example (JK FF)

ECE Digital Systems Design20 FSM Analysis: Example (JK FF)

ECE Digital Systems Design21 Example: FSM using T Flip-Flops FSM Analysis

ECE Digital Systems Design22 FSM Analysis: Example (T FF) input state output What type of FSM is this?

ECE Digital Systems Design23 FSM Analysis: Example (T FF) Determine the FF input equations and the FSM output equation(s)

ECE Digital Systems Design24 FSM Analysis: Example (T FF)

ECE Digital Systems Design25 FSM Analysis: Example (T FF)

ECE Digital Systems Design26 Acknowledgments The slides used in this lecture were taken, with permission, from those provided by Pearson Prentice Hall for Digital Design (4 th Edition). They are the property of and are copyrighted by Pearson Education.