WALTA DAQ. Input 4 BNC Connections for PM signal GPS Connection for Time Signal Serial port for programming.

Slides:



Advertisements
Similar presentations
Intro to Digital Logic. What does Digital mean? A method of storing, processing and transmitting information through the use of distinct electronic or.
Advertisements

DAQmx下多點(Multi-channels)訊號量測
LabVIEW Introduction Alan Jennings.
Bits and Bytes + Controlling 8 LED with 3 Pins Binary Counting and Shift Registers.
Shift Register Application Chapter 22 Subject: Digital System Year: 2009.
Local Trigger Control Unit prototype
EML 2023 – Motor Control Lecture 4 – DAQ and Motor Controller.
Using an FPGA to Control the Protection of National Security and Sailor Lives at Sea Brenda G. Martinez, Undergraduate Student K.L. Butler-Purry, Ph.D.,
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
Data Acquisition Hardware By Joe Eastman. 3-Feb-03Joe Eastman Types of Hardware PCI and ISA Boards PCMCIA Cards USB Serial Port.
Solar Car Data Collection System Matt Boyden Rene Dupuis Ryan Lavallee 4/23/08.
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.
Solar Car Data Collection System Matt Boyden Rene Dupuis Ryan Lavallee 4/8/08.
A Brief Overview of LabVIEW Data Acquisition (DAQ)
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 26/4/2004 Multi-channel Data Acquisition System Final_A Presentation.
Muon decay in WALTA absorber channel 15  s gate Channel 3 in anticoincidence Look for delayed pulse in channel 3 (but can also go into channel2)
Counters Clocked sequential circuit whose state diagram contains a single cycle. Modulus – number of states in the cycle. Counters with non-power of 2.
Digital Fundamentals Floyd Chapter 1 Tenth Edition
AKR Sales Training For KOMAF Exhibition Kunyu Lee Product Manager
TLA5000B Series Logic Analyzer Fact Sheet Breakthrough solutions for real-time digital systems analysis Featuring:  125 ps-resolution MagniVu™ acquisition.
Data Acquisition Data acquisition (DAQ) basics Connecting Signals Simple DAQ application Computer DAQ Device Terminal Block Cable Sensors.
Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.
Firmware based Array Sorter and Matlab testing suite Final Presentation August 2011 Elad Barzilay & Uri Natanzon Supervisor: Moshe Porian.
15th Dec, 2007DAE-SNP07 S.S.Upadhya1 Electronics and Data Acquisition system for prototype INO-ICAL detector A.Behere1, V.B.Chandratre1, S.D.Kalmani2,
QuarkNet Muon Data Analysis with Shower Array Studies J.L. FISCHER, A. CITATI, M. HOHLMANN Physics and Space Sciences Department, Florida Institute of.
Digital Electronics and Computer Interfacing
Computer Basics Rebecca Donelson Hardware CPU Mouse Keyboard Monitor Desktop/Tower/Laptop Memory RAM Printer Modem Wireless card Linksys Router.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals with PLD Programming.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
Why we need adjustable delay? The v1495 mezzanine card (A395A) have a signal transmission time about 6ns. But we need all the signals go into the look.
First ideas for the Argontube electronics Shaper, simulations Block Diagram for analog path Delta Code Data Reduction Bus system, Controller Max.
Connectivity  The ability of a computer to communicate with others Sending Device Communications Device Communications Channel Communications Device Receiving.
HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.
Beam Tests of 3D Vertically Interconnected Prototypes Matthew Jones (Purdue University) Grzegorz Deptuch, Scott Holm, Ryan Rivera, Lorenzo Uplegger (FNAL)
Xiangming Sun1PXL Sensor and RDO review – 06/23/2010 STAR XIANGMING SUN LAWRENCE BERKELEY NATIONAL LAB Firmware and Software Architecture for PIXEL L.
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
USB Project Ian Coulter. USB Interface USB Menu -Download HEX File -Send Trigger -Start DAQ.
Tracker Timing and ISIS RF Edward Overton 1. At CM32… 2 Had done some preliminary checks on the ISIS RF. Was beginning to think about how to handle the.
Charge Measurement Using Commercial Devices Jinyuan Wu, Zonghan Shi For CKM Collaboration. Jan
Performance of Programmable Logic Devices (PLDs) in read-out of high speed detectors Jack Fried INSTRUMENTATION DIVISION PLD ? PLD ? Muon Tracker PLD Muon.
Digital Electronics and Computer Interfacing Tim Mewes 5. Computer Interfacing – DAQ cards.
Team 2 Yimin Xiao Jintao Zhang Bo Yuan Yang.  An ability to sample analog voltage signal range from -12 V to 12 V via BNC;  An ability to reconstruct.
B.Satyanarayana Department of High Energy Physics Tata Institute of Fundamental Research Homi Bhabha Road, Colaba, Mumbai,
Introduction to the DE0 Board Prof. Taeweon Suh Computer Science & Engineering Korea University COSE221, COMP211 Computer Logic Design.
New digital readout of HFRAMDON neutron counters Proposal Version 2.
Serial Communication RS-232. In order to make two devices communicate, whether they are desktop computers, microcontrollers, or any other form of integrated.
A Presentation on Mr. SAJID NAEEM M.SC – Electronics (UOP) PG-DEP (C-DAC)
Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flip- flop is capable of storing one bit of information.
ECE 101 Exploring Electrical Engineering Chapter 7 Data Acquisition Herbert G. Mayer, PSU Status 11/30/2015 Derived with permission from PSU Prof. Phillip.
Update on works with SiPMs at Pisa Matteo Morrocchi.
PHOTOTUBE SCANNING SETUP AT THE UNIVERSITY OF MARYLAND Doug Roberts U of Maryland, College Park.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
"North American" Electronics
Intro to USB-6009 DAQ.
EKT124 Digital Electronics 1 Introduction to Digital Electronics
ECAL Front-end development
Iwaki System Readout Board User’s Guide
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
COMP211 Computer Logic Design Introduction to the DE2 Board
PCB Design and Construction
CMS EMU TRIGGER ELECTRONICS
Hellenic Open University
VELO readout On detector electronics Off detector electronics to DAQ
COE 202: Digital Logic Design Sequential Circuits Part 4
הודעות ריענון מהיר והרחבות דגימת אות Low-Level
NA61 - Single Computer DAQ !
Presentation transcript:

WALTA DAQ

Input 4 BNC Connections for PM signal GPS Connection for Time Signal Serial port for programming

Output Counter on DAQ displays Hex counts Serial output for computer data collection Hardwired logic pulse output Trigger output

Data 16 Columns of Data/Event Data displayed in 24ns ticks Data shows rise and fall of each event

FPGA

Input 4 IE style ports on board

FPGA

Output Serial to Computer

Data Data already processed Little garbage data to sort through Exported easily into Excel

NI-DAQ

Input Up to 16 available channels Wired BNC Connections

Output Data sent to Laptop through PCMCIA card LabView or LabWindows used for collection

Data Data in whatever form it was recorded as Harder to change analog to digital