Methodology from Chaos in IC Implementation Kwangok Jeong * and Andrew B. Kahng *,** * ECE Dept., UC San Diego ** CSE Dept., UC San Diego.

Slides:

Advertisements

Similar presentations

(1/25) UCSD VLSI CAD Laboratory - ISQED10, March. 23, 2010 Toward Effective Utilization of Timing Exceptions in Design Optimization Kwangok Jeong, Andrew.

Advertisements

OCV-Aware Top-Level Clock Tree Optimization

-1- VLSI CAD Laboratory, UC San Diego Post-Routing BEOL Layout Optimization for Improved Time- Dependent Dielectric Breakdown (TDDB) Reliability Tuck-Boon.

NTHU-CS VLSI/CAD LAB TH EDA De-Shiuan Chiou Da-Cheng Juan Yu-Ting Chen Shih-Chieh Chang Department of CS, National Tsing Hua University, Taiwan Fine-Grained.

Timing Margin Recovery With Flexible Flip-Flop Timing Model

Minimum Implant Area-Aware Gate Sizing and Placement

Chop-SPICE: An Efficient SPICE Simulation Technique For Buffered RC Trees Myung-Chul Kim, Dong-Jin Lee and Igor L. Markov Dept. of EECS, University of.

CSE241 Formal Verification.1Cichy, UCSD ©2003 CSE241A VLSI Digital Circuits Winter 2003 Recitation 6: Formal Verification.

UC San Diego / VLSI CAD Laboratory NOLO: A No-Loop, Predictive Useful Skew Methodology for Improved Timing in IC Implementation Tuck-Boon Chan, Andrew.

DARPA Assessing Parameter and Model Sensitivities of Cycle-Time Predictions Using GTX u Abstract The GTX (GSRC Technology Extrapolation) system serves.

Assessing Chip-Level Impact of Double Patterning Lithography Kwangok Jeong *, Andrew B. Kahng *,**, and Rasit O. Topaloglu ***

A System for Automatic Recording and Prediction of Design Quality Metrics Andrew B. Kahng and Stefanus Mantik* UCSD CSE and ECE Depts., La Jolla, CA *UCLA.

Boosting: Min-Cut Placement with Improved Signal Delay Andrew B. KahngSherief Reda CSE & ECE Departments University of CA, San Diego La Jolla, CA

On Mismatches Between Incremental Optimizers and Instance Perturbation in Physical Design Tools Andrew B. Kahng and Stefanus Mantik UCSD CSE & ECE Depts.,

Power-Aware Placement

Toward PDN Resource Estimation: A Law of General Power Density Kwangok Jeong and Andrew B. Kahng

On the Relevance of Wire Load Models Kenneth D. Boese, Cadence Design Systems, San Jose Andrew B. Kahng, UCSD CSE and ECE Depts., La Jolla Stefanus Mantik,

ECE Synthesis & Verification1 ECE 667 Spring 2011 Synthesis and Verification of Digital Systems Verification Introduction.

A Timing-Driven Soft-Macro Resynthesis Method in Interaction with Chip Floorplanning Hsiao-Pin Su 1 2 Allen C.-H. Wu 1 Youn-Long Lin 1 1 Department of.

Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 14: March 19, 2008 Statistical Static Timing Analysis.

Impact of Guardband Reduction on Design Process Outcomes Kwangok Jeong Andrew B. Kahng Kambiz Samadi

Architectural-Level Prediction of Interconnect Wirelength and Fanout Kwangok Jeong, Andrew B. Kahng and Kambiz Samadi UCSD VLSI CAD Laboratory

Supply Voltage Degradation Aware Analytical Placement Andrew B. Kahng, Bao Liu and Qinke Wang UCSD CSE Department {abk, bliu,

Local Unidirectional Bias for Smooth Cutsize-delay Tradeoff in Performance-driven Partitioning Andrew B. Kahng and Xu Xu UCSD CSE and ECE Depts. Work supported.

On Modeling and Sensitivity of Via Count in SOC Physical Implementation Kwangok Jeong Andrew B. Kahng.

Measurement of Inherent Noise in EDA Tools Andrew B. Kahng* and Stefanus Mantik * UCSD CSE and ECE Departments, La Jolla, CA UCLA CS Department, Los Angeles,

NTHU-CS VLSI/CAD LAB TH EDA Student : Da-Cheng Juan Advisor : Shih-Chieh Chang Fine-Grained Sleep Transistor Sizing Algorithm for Leakage Power Minimization.

On-Line Adjustable Buffering for Runtime Power Reduction Andrew B. Kahng Ψ Sherief Reda † Puneet Sharma Ψ Ψ University of California, San Diego † Brown.

1 UCSD VLSI CAD Laboratory ISQED-2009 Revisiting the Linear Programming Framework for Leakage Power vs. Performance Optimization Kwangok Jeong, Andrew.

Logic Design Outline –Logic Design –Schematic Capture –Logic Simulation –Logic Synthesis –Technology Mapping –Logic Verification Goal –Understand logic.

Detailed Placement for Leakage Reduction Using Systematic Through-Pitch Variation Andrew B. Kahng †‡ Swamy Muddu ‡ Puneet Sharma ‡ CSE † and ECE ‡ Departments,

Topography-Aware OPC for Better DOF margin and CD control Puneet Gupta*, Andrew B. Kahng*†‡, Chul-Hong Park†, Kambiz Samadi†, and Xu Xu‡ * Blaze-DFM Inc.

UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD.

Timing Analysis and Optimization Implications of Bimodal CD Distribution in Double Patterning Lithography Kwangok Jeong and Andrew B. Kahng VLSI CAD LABORATORY.

UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD.

DDRO: A Novel Performance Monitoring Methodology Based on Design-Dependent Ring Oscillators Tuck-Boon Chan †, Puneet Gupta §, Andrew B. Kahng †‡ and Liangzhen.

Signal Integrity Methodology on 300 MHz SoC using ALF libraries and tools Wolfgang Roethig, Ramakrishna Nibhanupudi, Arun Balakrishnan, Gopal Dandu Steven.

Enhanced Metamodeling Techniques for High-Dimensional IC Design Estimation Problems Andrew B. Kahng, Bill Lin and Siddhartha Nath VLSI CAD LABORATORY,

UC San Diego / VLSI CAD Laboratory Reliability-Constrained Die Stacking Order in 3DICs Under Manufacturing Variability Tuck-Boon Chan, Andrew B. Kahng,

Andrew B. Kahng‡†, Mulong Luo†, Siddhartha Nath†

Hierarchical Physical Design Methodology for Multi-Million Gate Chips Session 11 Wei-Jin Dai.

IE 594 : Research Methodology – Discrete Event Simulation David S. Kim Spring 2009.

TM Efficient IP Design flow for Low-Power High-Level Synthesis Quick & Accurate Power Analysis and Optimization Flow JAN Asher Berkovitz Yaniv.

Accuracy-Configurable Adder for Approximate Arithmetic Designs

-1- UC San Diego / VLSI CAD Laboratory A Global-Local Optimization Framework for Simultaneous Multi-Mode Multi-Corner Clock Skew Variation Reduction Kwangsoo.

A New Methodology for Reduced Cost of Resilience Andrew B. Kahng, Seokhyeong Kang and Jiajia Li UC San Diego VLSI CAD Laboratory.

UC San Diego / VLSI CAD Laboratory Toward Quantifying the IC Design Value of Interconnect Technology Improvement Tuck-Boon Chan, Andrew B. Kahng, Jiajia.

Horizontal Benchmark Extension for Improved Assessment of Physical CAD Research Andrew B. Kahng, Hyein Lee and Jiajia Li UC San Diego VLSI CAD Laboratory.

March 20, 2007 ISPD An Effective Clustering Algorithm for Mixed-size Placement Jianhua Li, Laleh Behjat, and Jie Huang Jianhua Li, Laleh Behjat,

UC San Diego / VLSI CAD Laboratory Incremental Multiple-Scan Chain Ordering for ECO Flip-Flop Insertion Andrew B. Kahng, Ilgweon Kang and Siddhartha Nath.

ECE Advanced Digital Systems Design Lecture 12 – Timing Analysis Capt Michael Tanner Room 2F46A HQ U.S. Air Force Academy I n t e g r i.

HDL-Based Layout Synthesis Methodologies Allen C.-H. Wu Department of Computer Science Tsing Hua University Hsinchu, Taiwan, R.O.C {

-1- UC San Diego / VLSI CAD Laboratory Construction of Realistic Gate Sizing Benchmarks With Known Optimal Solutions Andrew B. Kahng, Seokhyeong Kang VLSI.

Kwangsoo Han, Andrew B. Kahng, Hyein Lee and Lutong Wang

Kwangsoo Han‡, Andrew B. Kahng‡† and Hyein Lee‡

-1- UC San Diego / VLSI CAD Laboratory High-Dimensional Metamodeling for Prediction of Clock Tree Synthesis Outcomes Andrew B. Kahng, Bill Lin and Siddhartha.

Fast Algorithms for Slew Constrained Minimum Cost Buffering S. Hu*, C. Alpert**, J. Hu*, S. Karandikar**, Z. Li*, W. Shi* and C. Sze** *Dept of ECE, Texas.

Explicit Modeling of Control and Data for Improved NoC Router Estimation Andrew B. Kahng +*, Bill Lin * and Siddhartha Nath + UCSD CSE + and ECE * Departments.

UC San Diego / VLSI CAD Laboratory Learning-Based Approximation of Interconnect Delay and Slew Modeling in Signoff Timing Tools Andrew B. Kahng, Seokhyeong.

An Improved “Soft” eFPGA Design and Implementation Strategy

Mixed Cell-Height Implementation for Improved Design Quality in Advanced Nodes Sorin Dobre +, Andrew B. Kahng * and Jiajia Li * * UC San Diego VLSI CAD.

Harnessing Soft Computation for Low-Budget Fault Tolerance Daya S Khudia Scott Mahlke Advanced Computer Architecture Laboratory University of Michigan,

Outline Motivation and Contributions Related Works ILP Formulation

-1- UC San Diego / VLSI CAD Laboratory On Potential Design Impacts of Electromigration Awareness Andrew B. Kahng, Siddhartha Nath and Tajana S. Rosing.

-1- UC San Diego / VLSI CAD Laboratory Optimization of Overdrive Signoff Tuck-Boon Chan, Andrew B. Kahng, Jiajia Li and Siddhartha Nath Tuck-Boon Chan,

-1- Delay Uncertainty and Signal Criticality Driven Routing Channel Optimization for Advanced DRAM Products Samyoung Bang #, Kwangsoo Han ‡, Andrew B.

Dept. of Electronics Engineering & Institute of Electronics National Chiao Tung University Hsinchu, Taiwan ISPD’16 Generating Routing-Driven Power Distribution.

On the Relevance of Wire Load Models

Revisiting and Bounding the Benefit From 3D Integration

Measuring the Gap between FPGAs and ASICs

Presentation transcript:

Methodology from Chaos in IC Implementation Kwangok Jeong * and Andrew B. Kahng *,** * ECE Dept., UC San Diego ** CSE Dept., UC San Diego

(2)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 Outline Motivation Assessment of “Chaos” Exploitation of “Chaotic” behavior Conclusion

(3)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 Motivation Chip implementation flow is a “Chaos Machine” (Ward Vercruysse, Sun Microsystems, ISPD97 talk) Hard to predict behavior of back-end implementation “Inherent noise” (Kahng/Mantik, ISQED-2001) Equivalent inputs to tools result in different outputs Algorithms and EDA tools are not deterministic or predictable Most design optimization problems are NP-hard  Heuristic-based approaches Physical phenomena are too complex  Simplified models  How to exploit “chaotic behavior”

(4)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 Scope of This Work We assess “chaotic” behavior in design process When it occurs in design processes Post-synthesis vs. post-routing Place- and-route tools’ view vs. signoff tools view What user inputs affect it most Input parameter sensitivity to synthesis tools Input parameter sensitivity to place-and-route tools We propose a practical method to exploit “chaos” in EDA tools, based on empirical analyses Sensitivity of input parameters to outcomes  Find safe/easy knobs that don’t change netlists/libraries Best-of-k: multi-start, multi-run methodologies

(5)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 Outline Motivation Assessment of “Chaos” Exploitation of “Chaotic” behavior Conclusion

(6)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 Analysis 1: Synthesis vs. Place-and-Route How strongly correlated are post-synthesis netlist quality and post-routing design quality? Timing quality of synthesized netlists vs. timing quality after placement and routing, and signoff Clock synthesis (ns) WNS with 2ns clock after synthesis Clock P&R WNS (ns) P&R WNS signoff Worst quality netlist can result in best quality! *AES design

(7)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 Analysis 2: Implementation Vs. Signoff Timing miscorrelation Delay calculation RC parasitic ~200ps underestimation Worst negative slack comparison from 29 testcases WNS (ns) Imp.Signoff AES JPEG LSU EXU Implementation Signoff How strongly correlated are P&R and signoff ?

(8)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 Beyond Miscorrelation Issues Kahng and Mantik 2001 – “Noise” Equivalent inputs result in different outputs Changing seeds of random number generators Changing cell/net ordering Renaming cell instances Perturbing design hierarchy Injecting “noise” is practically difficult Our focus – “Chaos” Negligible change of inputs  Large change in outputs E.g., 0.1ps changes affect design quality significantly Clock cycle time (ns)Worst negative slack (WNS) (ns) *JPEG design 89ps difference

(9)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 What Inputs Can Be Perturbed? Tool-specific options: command options to turn on/off Not our concern, since these are tool-dependent Design-specific constraints: These knobs do not change design signatures  easy and safe knobs to perturb Timing-Related Constraints Clock cycle time (T)-3 / -2 / -1 / 0 / 1 / 2 / 3 ps Clock uncertainty (S)-3 / -2 / -1 / 0 / 1 / 2 / 3 ps Input/output delay (B)-3 / -2 / -1 / 0 / 1 / 2 / 3 ps Floorplan-Related Constraints Utilization (U)-3 / -2 / -1 / 0 / 1 / 2 / 3 % Aspect ratio (A)-0.03 / / / 0 / 0.01 / 0.02 / 0.03

(10)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 Testbed Designs Implemented with TSMC 65nm GPLUS library Tools BlockSourceClock (ns)#CellsArea (um 2 ) AESOpencores JPEGOpencores LSUOpenSparcT EXUOpenSparcT ToolVendorPurpose Design CompilerSynopsysLogic synthesis RTL CompilerCadenceLogic synthesis SOC EncounterCadencePlace-and-route AstroSynopsysPlace-and-route STAR-RCXTSynopsysSignoff RC extraction PrimeTime-SISynopsysSignoff STA

(11)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 Analysis 3: Noise in Synthesis – Timing What chaotic behavior is associated with input parameters of vendor synthesis tools? Ideally, results should not vary significantly However, worst negative slack can change by up to 52ps WNS (ns) (DesignCompiler)

(12)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 Analysis 3: Noise in Synthesis – Area What chaotic behavior is associated with input parameters of vendor synthesis tools? Synthesized area can change by up to 6% Normalized Area (%) (DesignCompiler)

(13)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 Analysis 4: Noise in P&R Tools What chaotic behavior is associated with input parameters of vendor place-and-route tools? Noise at place-and-route stage is even worse! WNS and TNS can change by up to 165ps and 46ns Astro WNS (ns)

(14)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 Analysis 4: Noise in P&R Tools What chaotic behavior is associated with input parameters of vendor place-and-route tools? Noise at place-and-route stage is even worse! WNS and TNS can change by up to 190ps and 69ns Area can change by up to 16.4% SOC Encounter WNS (ns)

(15)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 Outline Motivation Assessment of “Chaos” Exploitation of “Chaotic” behavior Conclusion

(16)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 Exploiting Noise in Design Flow Multi-start and multi-run When there are idle machines in the compute farm  Multi-start: After running on k distinct machines with ignorable perturbations of inputs, choose best out of k different solutions When there are remaining timing-to-market  Multi-run: After running k sequential jobs with ignorable perturbations of inputs, choose best out of k different solutions Best-of-k method Find the best solution from many trials Larger k  better best solution How to determine k that produces predictably good results?

(17)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 Best-of-k Using Sampling Which k results in consistent, reasonably good solution? To obtain statistics: “set of k trials” should be performed a large number (N) of times, for each value of k Naive procedure: for each k, Perform k trials by N times s k  average of best solutions For large N, s k is the expected (average) best solution, when we perform k trials Example: k = {1, 2, 3, 4, 5, 10}, N = 100  2,500 separate runs Many runs are required! Best-of-k sampling procedure: // find “virtual” solution space Perform N’ trials (N’ < N) Record solutions  set of solutions S // best-of-k sampling for each k sample k solutions out of S, N different times s k  average of best solutions Example: N’ = 50 (Sampling from S does not add cost)

(18)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 Application of Best-of-k Sampling(1) Find best input parameters to perturb using best-of-k sampling k = 1, 2, 3, …, 10, and N =100  5,500 exp. in naive procedure S = 7 solutions from each of T, S, B, A, U perturbations Quality rank of input parameters in P&R E.g.) AES: clock cycle (T) or input/output delay (B) perturbations result in best solution quality *AES design *EXU design

(19)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 Application of Best-of-k Sampling (2) Solution quality versus number of trials “k” (with N = 100) Average solution quality approaches the best solution as “k” increases Average solution quality is significantly better than worst possible solution quality  best-of-k can avoid bad luck Best-of-3 shows reasonably good solutions AES JPEG LSU EXU

(20)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 Conclusion and Ongoing Work Experimental assessment of “chaotic” behavior in commercial EDA tools Miscorrelation issues between design stages are well-known Exploiting chaos: Intentional negligible input perturbations can significantly change outputs Proposed a methodology to exploit the chaotic tool behavior “best-of-k”: multi-start / multi-run methodology Efficient sampling method to determine the best number of trials We also find best input parameters to perturb using best-of-k sampling Ongoing work Analysis of potential advantages of “chaos” in advanced physical synthesis tools to reduce miscorrelation-related issues Evaluation of the benefits of chaos in more advanced signoff methodologies (signal integrity-enabled, path-based STA)

Thank You!

Backup

(23)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 Potential Cause 1 Miscorrelation between synthesis and place-and- route Rank correlation of timing critical paths between synthesis and placement: Not critical at synthesis, Critical at placement *AES design

(24)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 Potential Cause 2: Parasitic Miscorrelation Miscorrelation in delay calculation With same RC parasitic file (.spef) May not be a major problem: A few tens of picoseconds difference Miscorrelation in RC extraction Implementation tool can underestimate capacitance by 18.6% Implementation Signoff WNS (ns) Imp.Signoff AES JPEG LSU EXU

(25)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 Inherent Noise: Detailed Results Noise is really random!  Difficult to predict Red texts are the best in each group DesignCriticality Clock (ns) SOCEAstroBlastFusion With original Clock Setup WNS (SOCE) (ns) WNS (PT) (ns) TNS (PT) (ns) WNS (Astro) (ns) WNS (PT) (ns) TNS (PT) (ns) WNS(BF) (ns) WNS (PT) (ns) TNS (PT) (ns) AES Tight clock (original 2.2ns) Loose clock (original 3.0ns) JPEG Tight clock (original 1.3ns) Loose clock (original 2.0ns)

(26)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010

(27)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 AES ASTRO

(28)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 AES SOCE

(29)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 JPEG ASTRO

(30)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 JPEG SOCE

(31)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 LSU ASTRO

(32)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 LSU SOCE

(33)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 EXU ASTRO

(34)UCSD VLSI CAD Laboratory - ISQED 2010, March 24, 2010 EXU SOCE