Packaging Concerns/Techniques for Large Devices Seminar Topic National Aeronautics and Space Administration www.nasa.gov Michael J. Sampson, Co-Manager,

Slides:



Advertisements
Similar presentations
Assembly and Packaging TWG
Advertisements

FPC1011F Introduction of a new sensor package.
Packaging.
SPACE PRODUCT ASSURANCE
Heat Generation in Electronics Thermal Management of Electronics Reference: San José State University Mechanical Engineering Department.
FPGA (Field Programmable Gate Array)
©2006 The Aerospace Corporation Activities Associated With Working With Xilinx to Develop A Space Flow for Virtex Family of FPGA’s Larry Harzstark The.
Experiments on Solder Column Interposer: cryogenic cleaning and local laser reflow Irving HAMON, Electronic Materials and Assembly Processes for Space.
Wafer Level Packaging: A Foundry Perspective
Ragan Technologies, Inc. Presents - Zero Shrink Technology - ZST™ Process for Embedding Fired Multi-Layer Capacitors in LTCC Packages.
Packaging and Fab of Electronics for Harsh Environments (Continuation of an FY08 Task) Description:FY09 Plans: Costs: Lead Center/PI: MSFC/Melanie Bodiford.
Turnkey IC and Device Packaging Package Science Services LLC Package design, characterization, simulation, modeling, measurements and analysis.
1Copyright © 2005 InfoGard Laboratories Proprietary 2005 Physical Security Conference Physical Security 101 Tom Caddy September 26, 2005.
Chapter 15: Fundamentals of Sealing and Encapsulation
1 Highly Accelerated Life Test (HALT) Wayne Bradley 8 April 2014.
JEDEC Standards -Nicole Okamoto and Widah Saied
FUNDAMENTALS OF MULTICHIP PACKAGING
CHE/ME 109 Heat Transfer in Electronics
Interconnection in IC Assembly
FAA/NASA Meeting on Industry Composite Specifications August 2002 FAA Report on Proposed Industry Prepreg Specifications Ric Abbott Abbott Aerospace Composites.
3D PACKAGING SOLUTIONS FOR FUTURE PIXEL DETECTORS Timo Tick – CERN
1 Research Objectives Develop non-contact, non-destructive, low cost, fast, accurate, high resolution and automated system for evaluating quality of solder.
Enhanced X-Ray Shielding Device Package Raymond Kuang Randy Sampan September 7 - 9, 2005.
NeSSI Update An Implementation of the Generation 2 Bus Siemens Activities November 2006.
Budapest University of Technology & Economy Department of Electron Devices.
LEAD-FREE SOLDER (Continuation of an FY08 Task) Description:FY09 Plans: -Reliability data on lead-free solder applications for various part lead finishes.
The Role of Packaging in Microelectronics
IC packaging and Input - output signals
FY12 Optical Fiber Standards (Continuation - Optoelectronics) Continue collaboration with ESA/CNES/AFRL/JEDEC to formulate, lead and provide guidance with.
Chip Carrier Package as an Alternative for Known Good Die
1 5 Packaging Intro Ken Gilleo PhD ET-Trends LLC 44%
Chapter 10 Fundamentals of Wafer-Level Packaging Jason Mucilli Vincent Wu October 1, 2007.
Defense and Aerospace Screening Flows Joe Fabula
Silver Flip-chip Technology: The Infinitesimal Joint Possibility Integrated circuit chips are traditionally connected to the packages by tiny wires. As.
Flip Chip Technology Lane Ryan. Packaging Options This presentation is going to focus on the advantages of the flip-chip method compared to wire bonding.
1/20 Passive components and circuits - CCP Lecture 13.
Enabling Technologies for the Mass Storage Industry Dr
Presentation for Advanced VLSI Course presented by:Shahab adin Rahmanian Instructor:Dr S. M.Fakhraie Major reference: 3D Interconnection and Packaging:
NASA EEE Parts Challenges for Spaceflight Electronics National Aeronautics and Space Administration Quality Leadership Forum March 21, 2013.
From Research Prototype to Production
1 9 MEMS Commercial Packages, Materials, and Equipment Ken Gilleo PhD ET-Trends LLC 84%
EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 4 Programmable.
Multilayer thin film technology for the STS electronic high density interconnection E. Atkin Moscow Engineering Physics Institute (State University) –
High Performance Embedded Computing (HPEC) Workshop 23−25 September 2008 John Holland & Eliot Glaser Northrop Grumman Corporation P.O. Box 1693 Baltimore,
March 2004 At A Glance NASA’s GSFC GMSEC architecture provides a scalable, extensible ground and flight system approach for future missions. Benefits Simplifies.
Mission Success Starts With Safety Michael J. Sampson, Program Manager, Workmanship and EEE Parts Assurance NASA GSFC, Greenbelt, MD Code 306, Systems.
Interconnection in IC Assembly
BUZZSAT CONTROL SYSTEM Control System Architecture.
M.Nuzaihan DMT 243 – Chapter 5 Fundamental Design For Reliability What is Design for Reliability, Microsystems Failure & Failure Mechanisms, Fundamental.
BALL GRID ARRAYS by KRISHNA TEJA KARIDI
Greg Alkire/Brian Smith 197 MAPLD An Ultra Low Power Reconfigurable Task Processor for Space Brian Smith, Greg Alkire – PicoDyne Inc. Wes Powell.
Pixel power R&D in Spain F. Arteche Phase II days Phase 2 pixel electronics meeting CERN - May 2015.
Smart Grid Schneider Electric Javier Orellana
IPC Part Support All parts weighing 5.0 gm, or more, per lead shall be supported by specified means, which will help ensure that their soldered.
MEMS Packaging ד " ר דן סתר תכן וייצור התקנים מיקרומכניים.
UV Product Range. Current UV Curable Range UV40 Performance and Benefits Technical information Comparisons Silicones and solvent based.
© The Delos Partnership 2005 Dairygold Workshop Strategic Sourcing Process.
Solving Microelectronic Obsolescence Through Die Reclamation, Re-Assembly & Test A Proven Solution to Provide Management Support for Diminishing Manufacturing.
PACKAGE FABRICATION TECHNOLOGY Submitted By: Prashant singh.
Different Types of Integrated Circuits. Introduction: Different Types of Integrated Circuits Every electronic appliance we use.
Rationale for Selected MIL-STD-1540E Thermal Test Requirement
Characterization of Monolithic Flip Chip Column Grid Array Packaging with Underfill (New) Description:FY08 Plans: Schedule/Costs: NASA and Non-NASA Organizations/Procurements:
IC packaging and Input - output signals
Electronic Parts for Strategic Systems: Past, Present and Future
Integrated Circuits.
B-11 Subcommittee/Task Group 3D Package Technology Meeting
© The Aerospace Corporation 2008 Rationale for Selected MIL-STD-1540E Thermal Test Requirement John W. Welch The Aerospace Corporation TFAWS
Electronics Interconnection at NPL
Electronic and Ultrasonic Engineering Group
Presentation transcript:

Packaging Concerns/Techniques for Large Devices Seminar Topic National Aeronautics and Space Administration Michael J. Sampson, Co-Manager, NASA Electronic Parts and Packaging Program (NEPP) Presentation Military and Aerospace Programmable Logic Devices (MAPLD) NASA Goddard Space Flight Center August 31, 2009 Kenneth A. LaBel Co-Manager NASA Electronic Parts and Packaging Program (NEPP)

National Aeronautics and Space Administration NASA Electronic Parts and Packaging (NEPP) Program FPGAs- A Sampling of Challenges New Silicon -90nm CMOS -new materials New Architectures -new interconnects -new power distribution -new frequencies New Design Flows/Tools -programming algorithms, application -design rules, tools, simulation, layout -hard/soft IP instantiation New Package -Inspection -Lead free New Workmanship -inspection, lead free -stacking, double-sided -signal integrity New Board Material -thermal coefficients -material interfaces New Connectors -higher-speed, lower noise -serial/parallel Can we “qualify” without breaking the bank? Where we were  MJS 08/31/09

National Aeronautics and Space Administration NASA Electronic Parts and Packaging (NEPP) Program Overview Packaging Challenges Packaging Options Components of All Packages Commercial, Non-hermetic Packages Space Challenges to Packages A Non-hermetic, Complex Package for Space Hermeticity, Why Space Users Like It Non-hermetic, Complex Package Variations Class X Summary MJS 08/31/09 3 Solar Dynamics Observatory (SDO). Awaiting Launch

National Aeronautics and Space Administration NASA Electronic Parts and Packaging (NEPP) Program Packaging Challenges I/O s, increasing number, decreasing pitch Heat Dissipation, especially in space Manufacturability Materials Mechanical Installation Testability Inspectability Space Environment RoHS (Pb-free) 4 MJS 08/31/09 Lunar Reconnaissance Orbiter (LRO), Built at GSFC, Launched with LCROSS, June 18,2009

National Aeronautics and Space Administration NASA Electronic Parts and Packaging (NEPP) Program Package Options – Hermetic? Driven by consumer products – Low cost – High volume – Rapid turnover – “Green” – Minimized size Once, hermetic options existed for most package types – Now, few hermetic options for latest package technologies – Development of new hermetic options unattractive » Very high NRE » Very high technical difficulty » Very low volume » Demanding customers MJS 08/31/09 5

National Aeronautics and Space Administration NASA Electronic Parts and Packaging (NEPP) Program The “General” Package Typically, packages consist of the same basic features but achieve them in many ways: – Functional elements - active die, passives etc. – Interconnects between elements (2 or more elements) – A substrate – Interconnects to the external I/O of the package – A protective package – Interconnects to the next higher level of assembly MJS 08/31/09 6

National Aeronautics and Space Administration NASA Electronic Parts and Packaging (NEPP) Program Commercial, Non-hermetic Package (PBGA) Design Drivers: High I/O count Large die Environmental protection Performance/Speed Ancillary parts Commercial Drivers: Low cost High volume Limited life Automated installation Compact 7 Die Underfill Flip Chip Die Bump Capacitor, Resistor etc. Substrate Multi-layer Encapsulation Pb-free Ball MJS 08/31/09

National Aeronautics and Space Administration NASA Electronic Parts and Packaging (NEPP) Program Space Challenges for Complex Non-hermetic Packages Vacuum: – Outgassing, offgassing, property deterioration Foreign Object Debris (FOD) – From the package threat to the system, or a threat to the package Shock and vibration – During launch, deployments and operation Thermal cycling – Usually small range; high number of cycles in Low Earth Orbit (LEO) Thermal management – Only conduction and radiation transfer heat Thousands of interconnects – Opportunities for opens, intermittent - possibly latent Low volume assembly – Limited automation, lots of rework Long life – Costs for space are high, make the most of the investment Novel hardware – Lots of “one offs” Rigorous test and inspection – To try to find the latent threats to reliability MJS 08/31/09 8 ONE STRIKE AND YOU’RE OUT!

National Aeronautics and Space Administration NASA Electronic Parts and Packaging (NEPP) Program Non-hermetic Package, With”Space” Features (CCGA?) Space ChallengeSome Defenses VacuumLow out/off-gassing materials. Ceramics vs polymers. Shock and vibrationCompliant / robust interconnects - wire bonds, solder balls, columns, conductive polymer Thermal cyclingCompliant/robust interconnects, matched thermal expansion coefficients Thermal managementHeat spreader in the lid and/or substrate, thermally conductive materials Thousands of interconnects Process control, planarity, solderability, substrate design Low volume assemblyRemains a challenge Long lifeGood design, materials, parts and process control Novel hardwareTest, test, test Rigorous test and inspection Testability and inspectability will always be challenges 9 Cover Die Flip Chip Die Bump Capacitor, Resistor etc. “Enclosed” Package Option Underfill Substrate and Sn/Pb Column Grid Array MJS 08/31/09

National Aeronautics and Space Administration NASA Electronic Parts and Packaging (NEPP) Program Hermeticity NASA prefers hermetic packages for critical applications Hermeticity is measureable, assuring package integrity Only 3 tests provide assurance for hermetic package integrity: – Hermeticity – nothing bad can get in – Residual or Internal gas analysis – nothing bad is inside – Particle Impact Noise Detection – no FOD inside NON-HERMETIC PACKAGE INTEGRITY IS HARD TO ASSESS - NO 3 BASIC TESTS 10 MJS 08/31/09

National Aeronautics and Space Administration NASA Electronic Parts and Packaging (NEPP) Program Non-hermetic Package Variations Current and future package options mix and match elements in almost infinite combinations Elements include: – Wire bonds – Ball interconnects – Solder joints – Conductive epoxies – Vias – Multi-layer substrates – Multiple chips, active and passive (hybrid?) – Stacking of components – Embedded actives and passives – Polymers – Ceramics – Enclosures/encapsulants – Thermal control features MJS 08/31/09 11

National Aeronautics and Space Administration NASA Electronic Parts and Packaging (NEPP) Program Some Large Device Package Options MJS 08/31/09 12 AMKOR Embedded Capacitor

National Aeronautics and Space Administration NASA Electronic Parts and Packaging (NEPP) Program Some Large Device Package Options MJS 08/31/09 13 From Amkor’s Website

National Aeronautics and Space Administration NASA Electronic Parts and Packaging (NEPP) Program Why MIL Spec. for Space ? Space users like MIL spec. parts because: – There are technical “rules” that apply equally to all suppliers – Qualification to recognized requirements – Visibility of change control – Required tests and inspections reduce or eliminate the need for the space user to do post-procurement tests – Transparent government process for reacting to performance issues – Space level participation provides an opportunity to do continuous improvement of the MIL supply chain for Class S (space grade) microelectronics – Our experience says They Work MJS 08/31/09 14

National Aeronautics and Space Administration NASA Electronic Parts and Packaging (NEPP) Program Class X Proposed new class for MIL-PRF Class X will be for Space level non-hermetic Class V will be defined as hermetic only Addition to Appendix B, “Space Application” Package-specific “package integrity” test requirements proposed by manufacturer, approved by DSCC and government space The Package Integrity Test Plan must address: – Potential materials degradation – Interconnect reliability – Thermal management – Resistance to processing stresses – Thermo-mechanical stresses 15 MJS 08/31/09

National Aeronautics and Space Administration NASA Electronic Parts and Packaging (NEPP) Program Summary NASA is going to have to accept the use of non-hermetic packages for complex devices There are a large number of packaging options available Space application subjects the packages to stresses that they were probably not designed for (vacuum for instance) NASA has to find a way of having assurance in the integrity of the packages There are manufacturers interested in qualifying non-hermetic packages to MIL-PRF Class V Government space users are agreed that Class V should be for hermetic packages only NASA is working on a new Class for non-hermetic packages for M38535 Appendix B, “Class X” Testing for package integrity will be required but can be package specific as described by a Package Integrity Test Plan The plan is developed by the manufacturer and approved by DSCC and government space 16 MJS 08/31/09

National Aeronautics and Space Administration NASA Electronic Parts and Packaging (NEPP) Program MJS 08/31/09 17 SignOffPage