RF Phenomenon Midterm presentation Written by: Jamil Shehadeh Naseem Jamal Supervisor: Yossi Hipsh 25/6/2007.

Slides:

Advertisements

Similar presentations

01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.

Advertisements

Las Palmas de G.C., Dec IUMA Projects and activities.

Multiplexed vs. Simultaneous Data Acquisition Using USB Devices Presented by: Rene Messier Company: Data Translation Company: Data Translation.

ECE C03 Lecture 81 Lecture 8 Memory Elements and Clocking Hai Zhou ECE 303 Advanced Digital Design Spring 2002.

ELEC 256 / Saif Zahir UBC / 2000 Timing Methodology Overview Set of rules for interconnecting components and clocks When followed, guarantee proper operation.

Finite State Machine Chapter 10 RTL Hardware Design by P. Chu.

Analogue to Digital Conversion

Transmitter for Quantum Encryption System Supervisor: Yossi Hipsh Performed by: Asaf Holzer Edward Shifman High Speed Digital Systems Laboratory Final.

Sequential Logic Design Process A sequential circuit that controls Boolean outputs and a specific time- ordered behavior is called a controller. StepDescription.

1 Pulse Generator High Speed Digital Systems Lab Semestrial project – Winter 2007/08 Final Presentation Instructor: Yossi Hipsh Students: Lior Shkolnitsky,

D0525 Project Receiver for Quantum Encryption System By: Dattner Yony & Sulkin Alex Supervisor: Yossi Hipsh High Speed Digital Systems Laboratory Spring.

Sequential Logic 1  Combinational logic:  Compute a function all at one time  Fast/expensive  e.g. combinational multiplier  Sequential logic:  Compute.

1 Design Goal Design an Analog-to-Digital Conversion chip to meet demands of high quality voice applications such as: Digital Telephony, Digital Hearing.

Pulse Generator High Speed Digital Systems Lab Winter 2007/08 Design Presentation (Midterm ) Instructor: Yossi Hipsh Students: Lior Shkolnitsky, Yevgeniy.

1 Cross ID Tag identification emulator Part A final presentation Performed by: Raanan Steinberg Yido Shalev Project instructor: Yossi Hipsh Technion –

D0525 Project Receiver for Quantum Encryption System By: Dattner Yony & Sulkin Alex Supervisor: Yossi Hipsh High Speed Digital Systems Laboratory Spring.

Analog-to-Digital Converters

Pulse Generator High Speed Digital Systems Lab Winter 2007/08 Project definition Instructor: Yossi Hipsh Students: Lior Shkolnitsky, Yevgeniy Lobanov.

Transmitter for Quantum Encryption System Supervisor: Yossi Hipsh Performed by: Asaf Holzer Edward Shifman High Speed Digital Systems Laboratory Midterm.

HSDSL, Technion Winter 2008 Characterization Presentation on: Skew And Jitter Generating And Measuring System For High Speed Experiments Undergraduate.

Ionization Profile Monitor Front End (IFE) System Presenter: Kwame Bowie PPD/EED Phone: (630)

HSDSL, Technion Winter 2008 Characterization Presentation on: Skew And Jitter Generating And Measuring System For High Speed Experiments Undergraduate.

Sequential Circuits. 2 Sequential vs. Combinational Combinational Logic:  Output depends only on current input −TV channel selector (0-9) Sequential.

Transmitter for Quantum Encryption System Supervisor: Yossi Hipsh Performed by: Asaf Holzer Edward Shifman High Speed Digital Systems Laboratory.

Quantum Encryption System - Synchronization presentation Midterm Project name: Synchronization for Quantum Encryption System Project supervisor : Yossi.

Testing elements in a fast communication channel 100GB/s Midterm Presentation Spring 2010 Developers: Hanna Alam and Yousef Badran Project supervised by:

Introduction to CMOS VLSI Design Lecture 10: Sequential Circuits

Chapter #6: Sequential Logic Design 6.2 Timing Methodologies

Synchronous Sequential Circuit Design Digital Clock Design.

© 2003 Xilinx, Inc. All Rights Reserved Multi-rate Systems.

CHANTHA THOEUN Flip-flop Circuits. Types of Flip-flops SR flip-flop (Set, Reset) T flip-flop (Toggle) D flip-flop (Delay) JK flip-flop.

Sequential Circuit - Counter -

Sequential Networks Two major classes of Sequential Circuits 1.Fundamental Mode – A sequential circuit where: Only one input is allowed to change at any.

Free Space Optical Communications Senior Design Project Fall 2011 TEAM AWESOME.

High Speed Digital Systems Lab Spring 2008 Students: Jenia Kuksin Alexander Milys Instructor: Yossi Hipsh Midterm Presentation Winter 2008/2009.

PeterJ Slide 1 Sep 4, B/10B Coding 64B/66B Coding 1.Transmission Systems 2.8B/10B Coding 3.64B/66B Coding 4.CIP Demonstrator Test Setup.

The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.

High Speed Digital Systems laboratory Midterm Presentation Spring 2009 Cellular Signal Source Student : Hammad Abed Essam Masarwi Instructor: Yossi Hipsh.

ECE 447 Fall 2009 Lecture 10: TI MSP430 Timers and Capture Modes.

Some features of V1495 Shiuan-Hal,Shiu Everything in this document is not final decision!

Sales Training 3/14/2013 Owner : SAYD Cypress Confidential IDT ICS8543 vs. Cypress CY2DL1504 Clock distribution in Router applications Clock signals delivered.

Module 2 : Behavioral modeling TOPIC : Modeling a Digital pulse UNIT 1: Modeling and Simulation.

High Speed Digital System Lab Spring semester project  Instructor: Mony Orbach  Students: Pavel Shpilberg Ohad Fundoianu Ohad Fundoianu.

This material exempt per Department of Commerce license exception TSU Multi-rate Systems.

Developing fast clock source with deterministic jitter Final review – Part A Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical.

Chap 5. Registers and Counters. Chap Definition of Register and Counter l a clocked sequential circuit o consist of a group of flip-flops & combinational.

HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.

SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.

Developing fast clock source with deterministic jitter Midterm review Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical Engineering.

1 Recap lecture 22 Applications of complementing and incrementing machines, Equivalent machines, Moore equivalent to Mealy, proof, example, Mealy equivalent.

Example Snapshots From Some Of The Signal Integrity Interactive Software Modules The following slides highlight some of the output graphs/plots from the.

Priority encoder. Overview Priority encoder- theoretic view Other implementations The chosen implementation- simulations Calculations and comparisons.

Performed by: Yulia Okunev Instructor: Yossi Hipsh המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי לישראל הפקולטה.

12006 MAPLD International ConferenceSpaceWire 101 Seminar Data Strobe (DS) Encoding Sam Stratton 2006 MAPLD International Conference.

CSE 311 Foundations of Computing I Lecture 25 Circuits for FSMs, Carry-Look-Ahead Adders Autumn 2011 CSE 3111.

Hardwired Control Department of Computer Engineering, M.S.P.V.L Polytechnic College, Pavoorchatram. A Presentation On.

Chap 5. Registers and Counters

Instructor: Alexander Stoytchev CprE 281: Digital Logic.

8133A Overview. 8133A Overview 10-Feb04 Page A Overview 1) Specifications and Applications 2) Operational Overview 3) Block Diagram.

Digital-to-Analog Analog-to-Digital Week 10. Data Handling Systems  Both data about the physical world and control signals sent to interact with the.

CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,

1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.

Performed by: Jenia Kuksin & Alexander Milys Instructor: Mr. Yossi Hipsh המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון -

Sequential Logic Circuit Design Eng.Maha Alqubali.

Design of a direct conversion 200 MHz non-IQ scheme using the Dimtel LLRF4 card Bob Anderson.

A New Clock Distribution/Topology Processor Module for KOTO (CDT)

The University of Chicago

University of Maryland Baltimore County Department of Computer Science and Electrical Engineering CMPE 212 Laboratory (Discussion 12) Hasib Hasan

Chapter 6 -- Introduction to Sequential Devices

Thought of the Day To be what we are, and to become

Presentation transcript:

RF Phenomenon Midterm presentation Written by: Jamil Shehadeh Naseem Jamal Supervisor: Yossi Hipsh 25/6/2007

Block Diagram

Current Card

What are we changing? We want to redesign the card in order to illustrate and demonstrate different RF phenomenon other than the ones demonstrated by the current experiment card.

The new block diagram

The 1ns pulse generator Pulse width of 1ns with T_cycle=100ns t_rise=t_fall=0.33ns  f_knee=1GHz

1 st implementation

2 nd implementation

The new block diagram

faster 1:15 clock distributor The previous clock distributor is slow and doesn’t suit our design (t_rise=t_fall=1ns) S/N: NB100LVEP222 –The new faster clock distributor has t_rise=t_fall=0.3ns –Max Propagation Delay= 1.2ns

The new block diagram

Experiment Card We are going to change all the transmittion lines into differential lines due to slow PECL to TTL converters Designing a new measurement system in order to sample the different differential signals We will be using the same stack used in the old experiment

Circuits Some of the new features of the new system: Jitter Skew Propagation Delay

Jitter

Skew

Controlled Propagation Delay

Updated Time Table 26/4: learning theoretical material 3/5: understanding previous experiment 10/5: designing the new experiments Mid presentation 5/7: part list 19/7: designing printed circuits Experiment booklet –2/8 theoretical part –16/8 practical part

Future Objectives Writing the part list Finishing designing and printing all of the experiments Writing the experiment booklet

Questions?