1 EECC341 - Shaaban #1 Lec # 6 Winter 2001 12-18-2001 Combinational Circuit Analysis Example Given this logic circuit we can : Find corresponding logic.

Slides:



Advertisements
Similar presentations
Switching circuits Composed of switching elements called “gates” that implement logical blocks or switching expressions Positive logic convention (active.
Advertisements

Logic Gates.
Lecture 6 More Logic Functions: NAND, NOR, XOR and XNOR
Types of Logic Circuits
Logic Gate Level Part 2. Constructing Boolean expression from truth table First method: write nonparenthesized OR of ANDs Each AND is a 1 in the result.
MULTI-LEVEL GATE NETWORKS
EECC341 - Shaaban #1 Lec # 8 Winter Combinational Logic Circuit Transient Vs. Steady-state Output Gate propagation delay: The time between.
Computer Logic and Digital Design Chapter 2 Henry Hexmoor AND logic
EECC341 - Shaaban #1 Lec # 10 Winter Implementing n-variable Functions Using 2 n -to-1 Multiplexers Any n-variable logic function, in canonical.
1 EE 365 Combinational-Circuit Synthesis. 2 Combinational-Circuit Analysis Combinational circuits -- outputs depend only on current inputs (not on history).
Computer organization at the logic level Some not so famous last words.
EECC341 - Shaaban #1 Lec # 5 Winter Switching Algebra: Principle of Duality Any theorem or identity in switching algebra remains true if.
Example: Given a 4-bit input combination N=N 3 N 2 N 1 N 0, this function produces a 1 output for N=1,2,3,5,7,11,13, and 0 otherwise.  According to the.
Conversion between number systems:
EECC341 - Shaaban #1 Lec # 7 Winter Combinational Circuit Minimization Canonical sum and product logic expressions do not provide a circuit.
Unit 8 Combinational Circuit Design and Simulation Using Gates Ku-Yaw Chang Assistant Professor, Department of Computer Science.
2.7 NAND and NOR logic networks
Logic Circuits In today’s lesson we will look at: the symbols for NOT, AND, OR and EOR using truth tables to represent logic circuits two new operators.
Unit 7 Multi-Level Gate Circuits / NAND and NOR Gates Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information.
Boolean Algebra Boolean algebra Boolean algebra, like any other deductive mathematical system, may be defined with –a set of elements, –a set of operators,
KU College of Engineering Elec 204: Digital Systems Design
ECE 331 – Digital System Design
1 Representation of Logic Circuits EE 208 – Logic Design Chapter 2 Sohaib Majzoub.
ECE 331 – Digital System Design NAND and NOR Circuits, Multi-level Logic Circuits, and Multiple-output Logic Circuits (Lecture #9) The slides included.
LOGIC GATES & TRUTH TABLE – Digital Circuit 1 Choopan Rattanapoka.
1 EE121 John Wakerly Lecture #4 Combinational-Circuit Synthesis ABEL.
Combinational Logic 1.
Unit 7 Multi-Level Gate Circuits Nand and Nor Gates Fundamentals of Logic Design Roth and Kinny.
1 ENGR 254 Lecture DeMorgan Symbol Equivalence.
Boolean Algebra Combinational-Circuit Analysis We analyze a combinational logic circuit by obtaining a formal description of its logic function. Once.
Circuit Simplification Truth Table  Minimized Logic Gates.
Circuit Minimization. It is often uneconomical to realize a logic directly from the first logic expression that pops into your head. Canonical sum and.
NAND-NAND and NOR-NOR Circuits and Even and Odd Logic Functions
ETE 204 – Digital Electronics
CHAPTER 7 MULTI-LEVEL GATE CIRCUITS / NAND AND NOR GATES
1 EG 32 Digital Electronics Thought for the day You learn from your mistakes..... So make as many as you can and you will eventually know everything.
ECE 3110: Introduction to Digital Systems Combinational-Circuit Synthesis.
ECE 3110: Introduction to Digital Systems
Implementation of SOP/POS Expressions
Digital Integrated Circuit Design Laboratory Department of Computer Science and Information Engineering National Cheng Kung University Experiment on digital.
NAND-NAND and NOR-NOR Circuits and Even and Odd Logic Functions ECE 301 – Digital Electronics.
ECE 3110: Introduction to Digital Systems Chapter #4 Review.
ECE 171 Digital Circuits Chapter 6 Logic Circuits Herbert G. Mayer, PSU Status 1/16/2016 Copied with Permission from prof. Mark PSU ECE.
BOOLEAN ALGEBRA LOGIC GATES. Introduction British mathematician George Boole( ) was successful in finding the link between logic and mathematics.
CO5023 Building Circuits from Truth Tables. Build the following… Let’s say we want a circuit which acts as described by the following truth table: We.
Boolean or, Switching Algebra. Switching Algebra The two-valued Boolean algebra is also called “Switching algebra” by engineers and computer scientists.
Digital Systems Design 1 Signal Expressions Multiply out: F = ((X + Y)  Z) + (X  Y  Z) = (X  Z) + (Y  Z) + (X  Y  Z)
Lecture 4 Topics Boolean Algebra Huntington’s Postulates Truth Tables
MULTI-LEVEL GATE CIRCUITS / NAND AND NOR GATES
ECE 301 – Digital Electronics
ECE 2110: Introduction to Digital Systems
De Morgan’s Theorem,.
ECE 2110: Introduction to Digital Systems
Chapter 4. Combinational Logic Design Principles
CSC205 Jeffrey N. Denenberg Lecture #5
ECE 2110: Introduction to Digital Systems
Unit 2 Boolean Algebra.
ECE 3110: Introduction to Digital Systems
CHAPTER 2 Boolean Algebra
Logic Gates.
Logic Gates Benchmark Companies Inc PO Box Aurora CO
Computer Organization and Design Transistors & Logic - II
ECE 331 – Digital System Design
Boolean Algebra.
Logic Gates.
Boolean Algebra.
Chapter 2 Introduction to Logic Circuits
13 Digital Logic Circuits.
Gates Type AND denoted by X.Y OR denoted by X + Y NOR denoted by X + Y
Presentation transcript:

1 EECC341 - Shaaban #1 Lec # 6 Winter Combinational Circuit Analysis Example Given this logic circuit we can : Find corresponding logic expression from circuit Create truth table by applying all input combinations: From truth table find Canonical Sum/Product Representations Manipulate logic expression to other forms using theorems X Y Z Y’ X+Y’ (X+Y’). Z X’ Z Y Z’ X’. Y. Z’ F corresponding logic expression: F = ((X + Y’). Z) + (X’.Y. Z’) Row X Y Z F Truth Table From truth table: Canonical Sum F =  X,Y,Z (1, 2, 5,7) Canonical Product F =  X,Y,Z (0,3,4,6)

2 EECC341 - Shaaban #2 Lec # 6 Winter Combinational Circuit Analysis Example (continued) The previous circuit logic expression F can be transformed into sum of products by multiplying out (Using T8’) and written as : F = X. Z + Y’. Z + X’.Y. Z’ Realized using a 2-level AND-OR circuit: F = X. Z + Y’. Z + X’.Y. Z’ X Y Z Y’ Y’. Z X. Z X’ X’. Y. Z’ Z’

3 EECC341 - Shaaban #3 Lec # 6 Winter Combinational Circuit Analysis Example (continued) The logic expression F for the previous circuit can added out (using T8) and written as: F = ((X+Y’).Z) + (X’.Y.Z’) = (X+Y’+X’).(X+Y’+Y).(X+Y’+Z’).(Z+X’).(Z+Y).(Z+Z’) = 1.1.(X+Y’+Z’).(X’+Z).(Y+Z).1 F = (X+Y’+Z’).(X’+Z).(Y+Z) Realized using 2-level OR-AND circuit.

4 EECC341 - Shaaban #4 Lec # 6 Winter Equivalent Symbols of NAND, NOR Gates X Y (X. Y)’ X Y X’ + Y’ X Y (X + Y)’ X Y X’. Y’ NAND Symbols NOR Symbols According to DeMorgan’s theorem T13: (X. Y)’ = X’ + Y’ Normal Symbol Normal NOR Symbol According to DeMorgan’s theorem T13’: (X + Y)’ = X’. Y’ Alternate NOR Symbol Alternate NAND Symbol

5 EECC341 - Shaaban #5 Lec # 6 Winter A sum of products logic expression can be realized by NAND gates by replacing all AND gates and the OR GATE in the usual realization with NAND gates as follows: F = A + B + C + D... where A, B, C, …. are product terms of the input variables e.g. A= x.y.z F = (A’)’+(B’)’+(C’)’+(D’ )’ + …. from T4 = (A’.B’.C’.D’… )’ (from DeMorgan’s theorem T13) This is a 2-level NAND representation. NAND-NAND Logic Circuits for Sum of Products

6 EECC341 - Shaaban #6 Lec # 6 Winter Alternate Sum of Products Realizations (Applying Alternate Sum of Products Realizations (Applying DeMorgan’s theorem T13 Graphically) AND-OR NAND-NAND

7 EECC341 - Shaaban #7 Lec # 6 Winter NAND-NAND Sum of Products Example The sum of products expression F = X. Z + Y’. Z + X’.Y. Z’ F = ((X. Z)’)’ + ((Y’. Z)’)’ + ((X’.Y. Z’)’)’ double negate T4 F = [(X. Z)’. (Y’. Z)’. (X’.Y. Z’)’]’ DeMorgan’s theorem T13 Can be realized using the 2-level NAND-NAND circuit: F = [(X. Z)’ + (Y’. Z)’ + (X’.Y. Z’)’]’ X Y Z Y’ (Y’. Z)’ (X. Z)’ X’ (X’. Y. Z’)’ Z’

8 EECC341 - Shaaban #8 Lec # 6 Winter NOR-NOR Circuits for Product of Sums A product of sums expression can be realized by NOR gates by replacing all the OR gates and the AND gate with NOR gates as follows: F = A.B.C.D. …. Where A, B, C are sum terms of the input variables (e.g. A = x+y+z) F = (A’)’.(B’)’.(C’)’.(D’)’ …. using T4 = (A’ + B’ + C’ + D’ + …)’ (using Demorgan’s theorem T13’) This is a 2-level NOR-NOR representation

9 EECC341 - Shaaban #9 Lec # 6 Winter Alternate Product of Sums Realizations (Applying Alternate Product of Sums Realizations (Applying DeMorgan’s theorem T13’ Graphically) OR-AND NOR-NOR

10 EECC341 - Shaaban #10 Lec # 6 Winter Combinational Circuit Synthesis An example of a combinational circuit description: Create a logic function in 4 input variables N=N 3 N 2 N 1 N 0 whose output is 1 only if the input is a prime number. This function is 1 when the input N =1,2,3,5,7,11 can be written in the canonical sum of products representation as: F =  N 3 N 2 N 1 N 0   N 3 ’N 2 ’N 1 ’N 0 + N 3 ’N 2 ’N 1 N 0 ’+ N 3 ’N 2 ’N 1 N 0 +N 3 ’N 2 N 1 ’N +N 3 ’N 2 N 1 N 0 + N 3 N 2 ’N 1 N 0 + N 3 N 2 N 1 ’N 0

11 EECC341 - Shaaban #11 Lec # 6 Winter A Verbal Synthesis Example: An Alarm Circuit A verbal logic description: –The ALARM output is 1 if the panic input is 1, or if the ENABLE input is 1, the EXISTING input is 0, and the house is not secure. –The house is secure if the WINDOW, DOOR, GARAGE inputs are all 1 This can be put in logic expressions as follows: ALARM = PANIC + ENABLE. EXISTING’. SECURE’ SECURE = WINDOW. DOOR. GARAGE ALARM = PANIC + ENABLE. EXISTING’. (WINDOW. DOOR. GARAGE)’ In sum of products form as (by using DeMorgan T13 and multiplying out) : ALARM = PANIC + ENABLE. EXISTING’. WINDOW’ + ENABLE. EXISTING’. DOOR’+ ENABLE. EXISTING’. GARAGE’