Parallel compressing system for satellite on programmable chip Yifat Manzor Yifat Manzor & Reshef Dahan Reshef Dahan Supervisor: Eran Segev.

Slides:



Advertisements
Similar presentations
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Advertisements

JLab High Resolution TDC Hall D Electronics Review (7/03) - Ed Jastrzembski.
Int 2 Multimedia Revision. Digitised Sound Analogue sound recorded from person, or real instruments.
TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.
Programmable Interval Timer Prepared By: Prof. M. B. Salunke SITS, Narhe, Pune - 41.
System Design Tricks for Low-Power Video Processing Jonah Probell, Director of Multimedia Solutions, ARC International.
Data Protection Card Submit: Assaf Matia Technion Guide: Eran Segev Rafael Guide: Henri Delmar Winter & Spring 2004.
Super Fast Camera System Performed by: Tokman Niv Levenbroun Guy Supervised by: Leonid Boudniak.
Mid semester Presentation Data Packages Generator & Flow Management Data Packages Generator & Flow Management Data Packages Generator & Flow Management.
Students: Shalev Dabran Eran Papir Supervisor: Mony Orbach In association with: Spring 2005 High Speed Digital Systems Lab.
1 Performed by: Lin Ilia Khinich Fanny Instructor: Fiksman Eugene המעבדה למערכות ספרתיות מהירות High Speed Digital Systems Laboratory הטכניון - מכון טכנולוגי.
Performed by: Reshef Dahan & Yifat Manzor Instructor: Eran Segev המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
Parallel JPEG2000 Compression System Performed by: Dmitry Sezganov, Vitaly Spector Instructor: Stas Lapchev, Artyom Borzin.
Presented by: Reshef Schreiber Itay Leibovich Instructed by: Eran Segev.
Yifat Manzor Reshef Dahan Instructor: Eran Segev Characterization presentation December 2003.
Fiber Channel Video Controller Students: Tsachy Kapchitz Michael Grinkrug Supervisor: Alex Gurovich in cooperation with: Elbit Systems המעבדה למערכות ספרתיות.
Performed by: Dmitry Sezganov Vitaly Spector Instructor: Stas Lapchev Artyom Borzin Cooperated with: המעבדה למערכות ספרתיות מהירות High speed digital.
Parallel compressing system for satellite on programmable chip Yifat Manzor Yifat Manzor & Reshef Dahan Supervisor: Eran Segev Part B.
Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Midterm Presentation.
Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Characterization.
Parallel Video Compression System For Satellites Performed by: Dmitry Sezganov, Vitaly Spector Instructor: Stas Lapchev, Artyom Borzin In Cooperation.
Eye-RIS. Vision System sense – process - control autonomous mode Program stora.
The Chip Set. At one time, most of the functions of the chipset were performed by multiple, smaller controller chips Integrated to form a single set of.
SoftLogic 1 About SOLO SoftLogic Doojin Han
Computerized Train Control System by: Shawn Lord Christian Thompson.
Critical Design Review 27 February 2007 Black Box Car System (BBCS) ctrl + z: Benjamin Baker, Lisa Furnish, Chris Klepac, Benjamin Mauser, Zachary Miers.
©Alex Doboli Chapter 3: Hardware and Software Subsystems of Mixed-Signal Architectures (Part II) Alex Doboli, Ph.D. Department of Electrical and Computer.
NTSC to VGA Converter Marco Moreno Adrian De La Rosa
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
USB host for web camera connection
A New Reference Design Development Environment for JPEG 2000 Applications Bill Finch CAST, Inc. Warren Miller AVNET Design Services DesignCon 2003 January.
Revised: Aug 1, ECE 263 Embedded System Design Lesson 1 68HC12 Overview.
 Project overview  Project-specific success criteria  Block diagram  Component selection rationale  Packaging design  Schematic and theory of operation.
DCH Requirements b Process at a rate fast enough to maintain all data storage and command handling tasks. b Have sufficient storage space to hold the OS,
Silberschatz, Galvin, and Gagne  Applied Operating System Concepts Module 2: Computer-System Structures Computer System Operation I/O Structure.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
LZRW3 Decompressor dual semester project Characterization Presentation Students: Peleg Rosen Tal Czeizler Advisors: Moshe Porian Netanel Yamin
GRAPHICS. Topic Outline What is graphic. Resolution. Types of graphics. Using graphic in multimedia applications.
Owner: VBHUSales Training 03/15/2013 Cypress Confidential IDT 72T36135M vs. Cypress CYF072x Video Buffering Applications High density FIFOs with unmatched.
ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.
NS Training Hardware. Print Engine Controller NS9775.
PROJECT - ZYNQ Yakir Peretz Idan Homri Semester - winter 2014 Duration - one semester.
Architecture of Microprocessor
80386DX functional Block Diagram PIN Description Register set Flags Physical address space Data types.
A 3-D Rendering System Final Project Ben Hebert & Mayur Desai Spring 2005.
What is a Microprocessor ? A microprocessor consists of an ALU to perform arithmetic and logic manipulations, registers, and a control unit Its has some.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Mikrodenetleyiciler/Mikrokontrol örler (Microcontrollers) Bu Sunu Adresindeki Video İçeriği Kullanılarak Hazırlanmıştır.
® Virtex-E Extended Memory Technical Overview and Applications.
I/O Interface. INTRO TO I/O INTERFACE I/O instructions (IN, INS, OUT, and OUTS) are explained. Also isolated (direct or I/O mapped I/O) and memory-mapped.
بسم الله الرحمن الرحيم MEMORY AND I/O.
8255:Programmable Peripheral Interface
Representation of Data in Computer Systems
Network On Chip Cache Coherency Final presentation – Part A Students: Zemer Tzach Kalifon Ethan Kalifon Ethan Instructor: Walter Isaschar Instructor: Walter.
Distortion Correction ECE 6276 Project Review Team 5: Basit Memon Foti Kacani Jason Haedt Jin Joo Lee Peter Karasev.
박 유 진.  Short RF Range(~10m)  Reduce range by obstruction  Low data rate(1Mbps)  Normal Audio data rate : 1.5 Mbps  CD Quality Audio data rate :
H. Krüger, , DEPFET Workshop, Heidelberg1 System and DHP Development Module overview Data rates DHP function blocks Module layout Ideas & open questions.
DEI ARINC 429 TRANSCEIVER SEPT ARINC Transceiver Categories Industry Standard (5V) –DEI1016 family –Wafer ID: 1016 Second Generation (3.3V to 5V)
Parallel compressing system for satellite on programmable chip Yifat Manzor Yifat Manzor & Reshef Dahan Supervisor: Eran Segev Part A.
8255 Programmable Peripheral Interface
14-BIT Custom ADC Board Rev. B
Programmable Interval Timer
Dr. Rabie A. Ramadan Al-Azhar University Lecture 5
..
Introduction to Microprocessors and Microcontrollers
8259 Programmable Interrupt Controller
Programmable Peripheral Interface
X y y = x2 - 3x Solutions of y = x2 - 3x y x –1 5 –2 –3 6 y = x2-3x.
ADSP 21065L.
Presentation transcript:

Parallel compressing system for satellite on programmable chip Yifat Manzor Yifat Manzor & Reshef Dahan Reshef Dahan Supervisor: Eran Segev

Satellite image Input Data rate from one sensor line 5,000 pix 16,000 lines/sec Rate = 80 Mpix/sec Streaming Data 12-bit per pixel B/W Picture Range – 2.5 km width Velocity - 8 km/sec 4 Pixels per 1m² 80 Mpixel image

System demands – 80Mpix/sec input data rate. Known market status - single compressing chip or core supports 20 – 27 Mpix/sec input data rate !

Solution: parallel system controller Video source Memory unit compressor

MAIN IDEA 5000/n n 16,000 lines/sec To generate parallel processing by separating the picture to several compressors Tile

Block Diagram Divider Compression Unit Merger Video stream Compressed data

Implementation Modularity Strip size and rate compatible with the compressor ’ s abilities. Strip size and rate compatible with the compressor ’ s abilities. Function block in design Function block in designscalability Merge and Divide protocol Merge and Divide protocol Infrastructure for future systems requiring working Infrastructure for future systems requiring working in higher rates and/or handling larger image size. in higher rates and/or handling larger image size.

Implementation Cont. Compressing units – minimum as possible. Compressing units – minimum as possible. Buffer in/out - minimum storing space. Buffer in/out - minimum storing space. Power saving in space

General Functionality Divider Separates the streamed data to n Separates the streamed data to n compressing units. compressing units. Separation concept - form of a Water Separation concept - form of a Water Sprinkler. Sprinkler. Divider Merger Compression Unit model Compression Unit model Compression Unit model

Divider Merger Compression Unit Compression Unit model Compression Unit model Divider Merger Compression Unit model Compression Unit model Compression Unit model

General Functionality merger Takes compressed tiles from eachTakes compressed tiles from each compression unit and organizes them in a stream. compression unit and organizes them in a stream. Protocol: Interrupts - ensures maximum output rate possible.Protocol: Interrupts - ensures maximum output rate possible. Layout: header compressed data package Divider Merger Compression Unit model Compression Unit model Compression Unit model

ADV202 Features Programmable tile/image size width up Programmable tile/image size width up to 4096 pixels in single-component mode. to 4096 pixels in single-component mode. Maximum tile/image height: 4096 pixels. Maximum tile/image height: 4096 pixels. Maximum input rate for 12-bit input format: Maximum input rate for 12-bit input format: 144-pin package121-pin package Packagemode 65 Msamples/sec 48 Msamples/sec irreversible 27 Msamples/sec 20 Msamples/sec reversible

PROJECT 5,000 pix 16,000 lines/sec 144-pin package n = 3 3 × 1667 ÷ 5 × 1024 pix 16,000 lines/sec

MERGER ON BOARD POWER PC 1-2 / GLOBAL MERGER Comp. unit MERGER Comp. unit MERGER Comp. unit Scalability aspect 8 sensors lines Comp. unit

Environment abilities virtex-ii pro PC GENERATOR DividerMerger Compression Unit model Compression Unit model Compression Unit model ROCKET I/O 1 ÷ 8 channels! 80 ÷ 640 Mpix/sec virtex-II pro

status Divider Compression Unit model Merger c o m p l e t e c o m p l e t e Inprogress In progress Compression Unit model