Platform-based Design for Mixed Analog-Digital Designs Fernando De Bernardinis, Yanmei Li, Alberto Sangiovanni-Vincentelli May 10, 2004 Analog Platform.

Slides:



Advertisements
Similar presentations
TOPIC : SYNTHESIS DESIGN FLOW Module 4.3 Verilog Synthesis.
Advertisements

ECE-777 System Level Design and Automation Hardware/Software Co-design
ECOE 560 Design Methodologies and Tools for Software/Hardware Systems Spring 2004 Serdar Taşıran.
Based on text by S. Mourad "Priciples of Electronic Systems" Digital Testing: Design Representation and Fault Detection
Slide 1 Bayesian Model Fusion: Large-Scale Performance Modeling of Analog and Mixed- Signal Circuits by Reusing Early-Stage Data Fa Wang*, Wangyang Zhang*,
1 Advancing Supercomputer Performance Through Interconnection Topology Synthesis Yi Zhu, Michael Taylor, Scott B. Baden and Chung-Kuan Cheng Department.
Mixed Signal Design Space Exploration through Analog Platforms F. De Bernardinis , P. Nuzzo , A. Sangiovanni Vincentelli   UC Berkeley  University.
NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation FPAA for Analog Circuit Design Presented by Susman.
Presented by: Thabet Kacem Spring Outline Contributions Introduction Proposed Approach Related Work Reconception of ADLs XTEAM Tool Chain Discussion.
Automated Analysis and Code Generation for Domain-Specific Models George Edwards Center for Systems and Software Engineering University of Southern California.
Methodologies for Wireless Sensor Networks Design Alvise Bonivento Alessandro Pinto Prof. Sangiovanni-Vincentelli U.C. Berkeley.
System Level Design: Orthogonalization of Concerns and Platform- Based Design K. Keutzer, S. Malik, R. Newton, J. Rabaey, and A. Sangiovanni-Vincentelli.
Domain-Specific Software Engineering (DSSE). Software Engineering Concerns  There are many of them  “Classical” software architecture research has focused.
Chess Review May 10, 2004 Berkeley, CA Platform-based Design for Mixed Analog-Digital Designs Fernando De Bernardinis, Yanmei Li, Alberto Sangiovanni-Vincentelli.
Copyright  1999 Daniel D. Gajski IP – Based Design Methodology Daniel D. Gajski University of California
Verilog Code Generation for an ASIP Design Environment Nathan Kitchen Vinay Krishnan Mentor: Scott Weber (MESCAL) EE 244/249 Joint Project Fall 2002.
A Platform-based Design Flow for Kahn Process Networks Abhijit Davare Qi Zhu December 10, 2004.
SNAL Sensor Networks Application Language Alvise Bonivento Mentor: Prof. Sangiovanni-Vincentelli 290N project, Fall 04.
November 18, 2004 Embedded System Design Flow Arkadeb Ghosal Alessandro Pinto Daniele Gasperini Alberto Sangiovanni-Vincentelli
1 Platform-Based Design A paper by Alberto Sangiovanni-Vincentelli EE 249, 11/5/2002 Presenter: Mel Tsai.
5 th Biennial Ptolemy Miniconference Berkeley, CA, May 9, 2003 MESCAL Application Modeling and Mapping: Warpath Andrew Mihal and the MESCAL team UC Berkeley.
Router modeling using Ptolemy Xuanming Dong and Amit Mahajan May 15, 2002 EE290N.
Torino (Italy) – June 25th, 2013 Ant Colony Optimization for Mapping, Scheduling and Placing in Reconfigurable Systems Christian Pilato Fabrizio Ferrandi,
1 A survey on Reconfigurable Computing for Signal Processing Applications Anne Pratoomtong Spring2002.
1 Presenter: Ming-Shiun Yang Sah, A., Balakrishnan, M., Panda, P.R. Design, Automation & Test in Europe Conference & Exhibition, DATE ‘09. A Generic.
- 1 - EE898-HW/SW co-design Hardware/Software Codesign “Finding right combination of HW/SW resulting in the most efficient product meeting the specification”
Loads Balanced with CQoS Nicole Lemaster, Damian Rouson, Jaideep Ray Sandia National Laboratories Sponsor: DOE CCA Meeting – January 22, 2009.
Introduction to the Enterprise Library. Sounds familiar? Writing a component to encapsulate data access Building a component that allows you to log errors.
EECE **** Embedded System Design
Introduction to Adaptive Digital Filters Algorithms
1 Designing for 65nm and Beyond Where’s The Revolution ?!? Greg Spirakis Absolutely, positively not working for Intel (or anyone else) EDP 2005.
Creators: David Ballo Andy Potter Boyd Shaw My Le Truong Joe Civello Ed Henicle Sara Meszaros HP RF Design and Measurement Seminar.
Software Pipelining for Stream Programs on Resource Constrained Multi-core Architectures IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEM 2012 Authors:
A New Method For Developing IBIS-AMI Models
A performance evaluation approach openModeller: A Framework for species distribution Modelling.
High Performance Embedded Computing © 2007 Elsevier Chapter 1, part 2: Embedded Computing High Performance Embedded Computing Wayne Wolf.
Chonnam national university VLSI Lab 8.4 Block Integration for Hard Macros The process of integrating the subblocks into the macro.
November 21, 2005 Center for Hybrid and Embedded Software Systems Example To illustrate how changes in DB can be used to efficiently update a block diagram,
© 2012 xtUML.org Bill Chown – Mentor Graphics Model Driven Engineering.
 Embedded Digital Signal Processing (DSP) systems  Specification with floating-point data types  Implementation in fixed-point architectures  Precision.
ISO/IEC SC 25/WG 1 ISO/IEC : CodeBase Tag Discussion Ron Ambrosio IBM TJ Watson Research Center.
- 1 - EE898_HW/SW Partitioning Hardware/software partitioning  Functionality to be implemented in software or in hardware? No need to consider special.
Veronica Eyo Sharvari Joshi. System on chip Overview Transition from Ad hoc System On Chip design to Platform based design Partitioning the communication.
Blue Brain Project Carlos Osuna, Carlos Aguado, Fabien Delalondre.
MILAN: Technical Overview October 2, 2002 Akos Ledeczi MILAN Workshop Institute for Software Integrated.
Deterministic Approaches to Analog Performance Space Exploration (PSE) D. Mueller, G. Stehr, H. Graeb, U. Schlichtmann Institute of Electronic Design.
DEVICES AND DESIGN : ASIC. DEFINITION Any IC other than a general purpose IC which contains the functionality of thousands of gates is usually called.
EMEA Beat Schwegler Architect Microsoft EMEA HQ Ingo Rammer Principal Consultant thinktecture
Structured Component Composition Frameworks for Embedded System Design Sandeep Shukla, Virginia Tech. Frederic Doucet, Rajesh Gupta University of California,
Wajid Minhass, Paul Pop, Jan Madsen Technical University of Denmark
Digital Design Using VHDL and PLDs ECOM 4311 Digital System Design Chapter 1.
Automated electronic design 1.Introduction 2.Area of problems 3.Approaches and solutions 4.Other related Ideas 5.Conclusions By Alexander Mitev.
Tommy Messelis * Stefaan Haspeslagh Burak Bilgin Patrick De Causmaecker Greet Vanden Berghe *
Pieter Heres, Aday Error control in Krylov subspace methods for Model Order Reduction Pieter Heres June 21, 2005 Eindhoven.
Multi-cellular paradigm The molecular level can support self- replication (and self- repair). But we also need cells that can be designed to fit the specific.
Mechanisms for Requirements Driven Component Selection and Design Automation 최경석.
ASIC Design Methodology
B.Sc. Thesis by Çağrı Gürleyük
A Simulation Framework For Storage System Proposal
IP – Based Design Methodology
Gabor Madl Ph.D. Candidate, UC Irvine Advisor: Nikil Dutt
11/14/2018 Changing Paradigms - Fast-Turn RF and Mixed-Signal IP IEEE Annual EDP-2001 Workshop session on Analog/MS Design Flows James Spoto Enablix.
Standard-Cell Mapping Revisited
SAT-Based Area Recovery in Technology Mapping
HIGH LEVEL SYNTHESIS.
Presented By: Darlene Banta
A Mixed Signal MIMO Beamforming Receiver
Self-Managed Systems: an Architectural Challenge
SAT-based Methods: Logic Synthesis and Technology Mapping
IP Reuse through Machine Learning
Presentation transcript:

Platform-based Design for Mixed Analog-Digital Designs Fernando De Bernardinis, Yanmei Li, Alberto Sangiovanni-Vincentelli May 10, 2004 Analog Platform Behavioral models Performance models Interconnection models Export non-idealities at system level Fast, reasonably accurate simulations for system exploration Built for Top-down use Constrain behavioral models to implementation architecture Accurate models obtained through bottom-up characterization of platform Model analog component composition Allow composing systems from APs maintaining performance accuracy Encapsulate analog components providing an abstraction level consistent with platform based design paradigm Implement function/communication/architecture mapping in the analog context Provide accurate performance estimation for optimization through constraints propagation Performance models are approximated with Support Vector Machines (SVMs) n-dimensional functions that evaluate to {0,1}, 2D projection shown aside Characterization cost C  #sim · T sim  k dim(I) · T sim –Constrain I with Analog Constraint Graphs so that effective dimensionality is drastically reduced –Exploit ACGs to bias characterization A tool set is available to generate performance models IBIB W2W2 L2L2 W4W4 L4L4 V GS2 V GS4 22  M = W M /L M ½ ½ Define the platform library for the system New topologies can be easily added and compared through the exploration-through optimization top- down flow Define behavioral model and P Select new topology Derive ACG and nominal configuration Generate P Select new topology Derive ACG and nominal configuration Generate P … Multi-stage gm/gm wide-band amplifier Top-level design problem: –determine optimal configuration (#stages and gain distribution) so to minimize power First step: behavioral model Second step: Interconnection model (  C load ) Third step: Performance model n System Requirements Architectural Space Decouple circuit from system design Harness designer creativity exporting several circuit topologies at the system level Platforms do not solve circuit synthesis problem directly, they export circuits at system level System Specs System Design Matlab/Simulink, V-AMS, … Breakdown Requirements System Level Exploration Circuit design Size, Simulate and iterate Layout design Verify and iterate Circuit Sizing & Synthesis Analog Platform  Given a circuit topology, performance characterization defines the platform architectural space Performance models allow selecting feasible points in the architectural space The framework is the same as for digital platforms  capture mixed signal designs I P  Performance models allow defining multiple levels of abstraction Performance models map the architecture space I of level i into the architecture space P of level i+1 For a circuit platform i: – I is the set of n-tuples (I  R n ) {W1, W2, …, L1, L2, …, IB1, …, VB1,..} – O is the set of m-tuples (O  R m ) {Power, Gain, NF, IIP3, P -1dB, DR,…} –  : R n  R m is the AP Evaluation function analytical expressions, simplified simulations, Spice simulations A performance model is a relation P s.t. P(x)=1  x  (I) Performance Models AP Design Flow: Bottom-up Phase Top-down Phase Build System with APs Define a formal set of conditions for feasibility Define an objective function for optimization Optimize system constraining behavioral models to their P Run local optimization to meet requirements Refine/Add platforms Return optimal performances and candidate solutions Set a well defined design problem Automatic exploration needs formal definition for working systems Optimize the system and refine the architectural blocks – Architectural exploration is performed n out Exploit Platforms for optimizing the system Formulate as an optimization problem at behavioral level Constrain instances with APs Perform optimization (SA) Return feasible specs and candidate instances Top-down Design Example: Bottom-Up Analog Platform Design Paradigm Abstract A design methodology for system level analog design is proposed. Analog Platforms provide a new abstraction layer that allows fast while accurate evaluation of analog components at the system level. Analog Constraint Graphs (ACGs) are introduced to make the approach more efficient. The basic idea and design flow of Platform-based Analog Design are presented. A multi-stage amplifier design is discussed as a proof-of-concept example. Platform Characterization