Hybridization of a sigma-delta-based CMOS hybrid detector Kolb, K.E. a ; Stoffel, N.C. c, Douglas, B. c ; Maloney, C.W. a ; Raisanen, A.D. b ; Ashe, B.

Slides:



Advertisements
Similar presentations
Aamer Mahmood Donald P. Butler Zeynep Çelik-Butler
Advertisements

Center for Materials and Electronic Technologies
Adhesive bonding Ville Liimatainen Contents Introduction – Adhesive bonding – Process overview – Main features Polymer adhesives Adhesive.
Wafer Level Packaging: A Foundry Perspective
Hybridization studies at Fermilab Prototype detectors –Readout chip mated to sensor –Experiences with both single dies and 4” and 6” wafers using Indium.
Analog VLSI Design Nguyen Cao Qui.
1 WIREBONDING CHARACTERIZATION AND OPTIMIZATION ON THICK FILM SU-8 MEMS STRUCTURES AND ACTUATORS LIGA and Biophotonics Lab NTHU Institute of NanoEngineering.
1 Kimberly Manser Process Development for Double-Sided Fabrication of a Photodiode Process Development of a Double-Sided Photodiode (for application.
Chris Maloney May 10, 2011 Characterization of a Geiger-mode Avalanche Photodiode.
MIT Lincoln Laboratory 3-D Kickoff 1 CLK 4/7/00 3D Circuit Integration Technology for Multiproject Fabrication 7 April, 2000 James Burns, Andy Curtis,
Detectors for the JWST Near Infrared Spectrograph (NIRSpec) B.J. Rauscher 1, P. Strada 2, M.W. Regan 3, D.F. Figer 3, P. Jakobsen 2, S.H. Moseley 1, T.
Characterization of a Geiger-mode Avalanche Photodiode a Rochester Institute of Technology, Department of Electrical and Microelectronic Engineering; b.
Fig 10: I-V characteristics of Au/PDNC/Al/Au junction. This shows that the molecule has rectification towards the positive bias. Current (A) M I A M I.
Sample Devices for NAIL Thermal Imaging and Nanowire Projects Design and Fabrication Mead Mišić Selim Ünlü.
PCB design and fabrication Lin Zhong ELEC424, Fall 2010.
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
Introduction Integrated circuits: many transistors on one chip.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process I Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital Integrated.
Chip Carrier Package as an Alternative for Known Good Die
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
J. Salonen, “Flip Chip Bumping Process at VTT" [presentation for GPG], 16-March-2007 Flip Chip/Bumping Process at VTT Last modified March 16, 2007 By Jaakko.
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Application of through-silicon-via (TSV) technology to making of high-resolution CMOS image sensors Name: Qian YU Student ID:
Fabrication of Active Matrix (STEM) Detectors
MonolithIC 3D Inc., Patents Pending MonolithIC 3D ICs RCAT approach 1 MonolithIC 3D Inc., Patents Pending.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Noise Reduction Of Si x Ge 1-x and Si x Ge 1-x O y Bolometers by Forming Gas Passivation Mukti Rana and Donald Butler University of Texas at Arlington.
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
1 Absolute Pressure Sensors Z. Celik-Butler, D. Butler and M. Chitteboyina Nanotechnology Research and Teaching Facility University of Texas at Arlington.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Chapter 2 Manufacturing Process March 7, 2003.
Characterization of a Large Format HgCdTe on Silicon Focal Plane Array
AlGaN/InGaN Photocathodes D.J. Leopold and J.H. Buckley Washington University St. Louis, Missouri, U.S.A. Large Area Picosecond Photodetector Development.
WSO/UV-LSS Detector with large dimension MCP Baosheng Zhao* National Astronomical Observatories of CAS *
Copyright Prentice-Hall Chapter 29 Fabrication of Microelectromechanical Devices and Systems (MEMS)
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
SNAP CCD Development Progress Hakeem Oluseyi January 9, 2003.
By: Joaquin Gabriels November 24 th,  Overview of CMOS  CMOS Fabrication Process Overview  CMOS Fabrication Process  Problems with Current CMOS.
MIT Lincoln Laboratory NU Status-1 JAB 11/20/2015 Advanced Photodiode Development 7 April, 2000 James A. Burns ll.mit.edu.
1 M. Chitteboyina, D. Butler and Z. Celik-Butler, Nanotechnology Research and Teaching Facility University of Texas at Arlington
Fabrication of Suspended Nanowire Structures Jason Mast & Xuan Gao
JY/11/15/99 MTC Optically flat arrays of micromirrors June Yu James A. Folta William Cowan (AFRL) to improve the mirror surface quality and optical fill-factor.
Microprocessor Production: The Use of a Plasma Barrel Etcher to Make Microchips Mentor: Erik Muehlenkamp Advisor: Dr. Chih-Hung Chang Done by Sarah Bronner.
Effects of Surrounding Materials on Proton-Induced Energy Deposition in Large Silicon Diode Arrays Christina L. Howe 1, Robert A. Weller 1, Robert A. Reed.
IEEE Nuclear Science Symposium Roma Oct.2004
TPC Integration P. Colas (thanks to D. Attié, M. Carty, M. Riallot, LC-TPC…) TPC layout(s) Services Power dissipation Endplate thickness and cost Mechanical.
LITHOGRAPHY IN THE TOP-DOWN PROCESS - BASICS
CMOS VLSI Fabrication.
Demonstration of a Far-IR Detector for Space Imaging Principal Investigators: C. Darren Dowell (326), Jonas Zmuidzinas (Caltech) Co-Investigators: Peter.
The InGaAs IR Array of Chunghwa Telecom Laboratory Chueh-Jen Lin and Shiang-Yu Wang, Optics and Infrared Laboratory In 2006, Advanced Technology Laboratory.
CMOS FABRICATION.
Bump Bonding Development
Claudio Piemonte Firenze, oct RESMDD 04 Simulation, design, and manufacturing tests of single-type column 3D silicon detectors Claudio Piemonte.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
Comparison of a CCD and the Vanilla CMOS APS for Soft X-ray Diffraction Graeme Stewart a, R. Bates a, A. Blue a, A. Clark c, S. Dhesi b, D. Maneuski a,
Giulio Pellegrini 12th RD50 - Workshop on Radiation hard semiconductor devices for very high luminosity colliders, Ljubljana, Slovenia, 2-4 June 2008 Report.
Infineon CoolIR2DieTM Power Module
New Mask and vendor for 3D detectors
Ultrastable Thin Film TiC Resistors for Space Applications
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING
3-D IC Fabrication and Devices
Manufacturing Process I
Temperature Sensors on Flexible Substrates
Materials and Devices for Neural Systems and Interfaces
Report from CNM activities
SCUBA-2 Detector Technology Development
LSST Camera Detector Status
Fabrication of a Photodetector Array on Thin Silicon Wafer
Manufacturing Process I
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING
Manufacturing Process I
Presentation transcript:

Hybridization of a sigma-delta-based CMOS hybrid detector Kolb, K.E. a ; Stoffel, N.C. c, Douglas, B. c ; Maloney, C.W. a ; Raisanen, A.D. b ; Ashe, B. a ; Figer, D.F. a ; Tamagawa, T. d ; Halpern, B. d a Rochester Imaging Detector Lab, 54 Lomb Memorial Dr., 76-A230, Rochester, USA; b Rochester Institute of Technology IT Collaboratory, 74 Lomb Memorial Dr., Rochester, USA; c Infotonics Technology Center, 5450 Campus Dr., Canandaigua, USA d Jet Process Corporation, 57B Dodge Avenue, North Haven, USA

22 Outline Introduction Process development Initial results Future work

3 Introduction: Detector Back-illuminated Silicon PIN diode, 250 μm thick 15 μm pixels, 256x128 array 50 V reverse bias during integration 0.1 pA/cm 2 at 200 K (1 e - per second per pixel) dark current expected by design Multi-temperature operation

4 Introduction: ReadOut Integrated Circuit (ROIC) CMOS readout circuitry (3T) Sigma-delta sampling (very low read noise) For more information, see Zeljko Ignjatovic’s talk Tuesday at 4:10pm –“Fully digital image sensor employing sigma-delta indirect feedback ADC with high-sensitivity to low-light illuminations for astronomical imaging applications”

55 Introduction: Hybridization 100% fill factor of illuminated surface Individual pixel addressing hνhν

66 Introduction: Roadmap for Hybridization Process Design Structure for Metal Bump Formation Develop Process for Polymer Structure Fabrication Evaluate Polymer Structure Efficacy Test Sacrificial Structure (LOR) Removal Test Metal Deposition Process Test Reflow of Bump Metal Evaluate Alignment Process and Tolerance Evaluate Bond Integrity Polymer Structure Development Metal Deposition Bump Bonding Process

77 Process Development: Design Structure for Metal Bump Formation Bump Metal Aluminum Contact LOR Silicon Substrate ROIC / Detector LOR Bump Metal Photosensitive Resist LOR Bump Metal

88 Process Development: Polymer Structure Fabrication Key Dimensions: Opening in the photosensitive resist over the contact pads (7μm). Base opening of the LOR layer around the contact pads (8-9μm). Height of the LOR layer in the polymer structure (4μm). All points received a bake at 170 °C for 5 minutes. 170 °C was chosen based on etch rate of the LOR (a separate experiment) and the bake time of 5 minutes is based on the manufacturer’s recommendation. 7 μm 8-9 μm 4 μm A spin speed of 2000 rpm for 45 seconds gives a thickness of 4 μm to the LOR layer.

9 LOR Height 9 Process Development: Polymer Structure Fabrication Before fabricating the sacrificial polymer structure on working die, the structure was first built on bare silicon wafers to prove the viability of the fabrication process. 7 μm 8-9 μm 4 μm 7 μm 9 μm 4.1 μm

10 Process Development: Metal Deposition Process Collimated jet of gas (Argon/Helium) Inert Gas Into the System Vapor Source Collimated Jet V=10 3 cm / s Substrate Localized Deposition Choked Flow Bump metal is vaporized and enters gas jet Evaporated metal atoms bond together into nanoclusters Highly perpendicular trajectory at impact Vaporization Chamber

11 Process Development: Evaluate Alignment Process Mirrors show alignment marks on both die and an operator can align them using the tool’s relative positioning Verification of alignment after hybridization is accomplished with a real-time infrared optical system. Alignment Mark

12 Initial Results: Polymer Structure Fabrication Polymer structure before metal deposition. Photosensitive Resist Opening is 7.0 μm in diameter, the LOR Base Opening is 8 μm, and the LOR Height is 4.0 μm. LOR Base Opening LOR Height

13 Initial Results: Sacrificial Polymer Structure Efficacy AuSn deposited on top of the sacrificial polymer structure Indium deposited on top of the sacrificial polymer structure Missing Overhangs in Photosensitive Resist Layer

14 Initial Results: Polymer Structure Removal and Reflow AuSn before reflow Indium after deposition AuSn after reflow

15 Initial Results: Bond Integrity Image with focus set at bump plane to highlight the material left after pull test (demonstrating that failure occurred inside the bumps rather than at the interface between the bumps and the bonding pads). 5 kg bond force was used to bond and 2.2 kg pull (separation) force was required to separate the die.

16 Initial Results: Bond Integrity Evaluation Examples of “taffy pull” failures Pull test gives strength of bond between die Best failure mode is ductile –“taffy pull”

17 Future Work: Planned Increase strength of photosensitive resist overhangs to withstand JVD metal deposition –change thickness / material for photosensitive resist Once bump size is correct, hybridize and test bond integrity Electrical testing / characterization of the hybridized device

18 Future Work: Alternative Materials for Polymer Structure Photosensitive Resist Opening LOR Base Opening LOR Height 2.2 μm 5 μm 4.5 μm Sacrificial polymer structure (new photosensitive resist on top of LOR) on a bare Silicon wafer. All dimensions are small, but this can be addressed in future process development.

19 References (1) Gorski, Mike; Halpern, Bret. "Jet Vapor Deposition for AuSn Solder Applications". Advanced Packaging, February, (2) Komarenko, Paul et. al. "Jet Vapor Deposition". Chapter 18 in Handbook of Deposition Technologies for Films and Coatings, 3rd Edition, edited by Peter Martin, Elsevier, (3) Ingjatovic, Zeljko et. al. “Fully digital image sensor employing sigma-delta indirect feedback ADC with high-sensitivity to low-light illuminations for astronomical imaging applications”. SPIE Conference Proceedings, Astronomical Telescopes and Instrumentation. June, 2010.

20 Acknowledgements The author would also like to thank: BAE Systems, Inc. Dr. Karl Hirschman (Rochester Institute of Technology) Christopher Shea (Rochester Institute of Technology) Almon Fisher (Infotonics Technology Center) This material is based upon work supported by the National Aeronautics and Space Administration under Grant NNX07AG99G, issued through the Astronomy and Physics Research and Analysis Program of the Science Mission Directorate. Part of this research was performed in the Rochester Imaging Detector Laboratory and was supported by a NYSTAR Faculty Development Program grant for D. Figer.