XUP Virtex-5 Development System January 2009. XUP Virtex52 Introducing XUPV5-LX110T A powerful and versatile platform packaged and priced for Academia!

Slides:



Advertisements
Similar presentations
By Sunil G. Kulkarni, SO/F, Pelletron-Linac Facility, BARC-TIFR. 21/01/2011 ASET.
Advertisements

HARDWARE Rashedul Hasan..
1 of 24 The new way for FPGA & ASIC development © GE-Research.
StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
Offering the freedom to design solutions Sundance PXIe Solution.
TigerSHARC and Blackfin Different Applications. Introduction Quick overview of TigerSHARC Quick overview of Blackfin low power processor Case Study: Blackfin.
Configurable System-on-Chip: Xilinx EDK
Technion Digital Lab Project Xilinx ML310 board based on VirtexII-PRO programmable device Students: Tsimerman Igor Firdman Leonid Firdman Leonid.
Aztec PC Scope Preliminary Design Review Fall 2006 Michael MasonJed Brown Andrew YoungsJosh Price.
Aztec PC Oscilloscope Michael Mason Jed Brown Josh Price Andrew Youngs.
Ethernet Bomber Ethernet Packet Generator for network analysis Oren Novitzky & Rony Setter Advisor: Mony Orbach Started: Spring 2008 Part A final Presentation.
Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.
Performed by: Yevgeny Kliteynik Ofir Cohen Instructor: Yevgeny Fixman המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
Lecture 7 Lecture 7: Hardware/Software Systems on the XUP Board ECE 412: Microcomputer Laboratory.
System Architecture A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Hyong-Youb Kim, Paul Willmann, Dr. Scott Rixner Rice.
Introduction to the Raw Handheld Board Jason Miller, David Wentzlaff, Nathan Shnidman.
PCI/104 Explanation and Uses in Test Program Set Development.
Winter 2013 Independent Internet Embedded System - Final A Preformed by: Genady Okrain Instructor: Tsachi Martsiano Duration: Two semesters
| | Michele Kasza VP Sales October 30, 2009.
LOGO. Types of System Boards  Nonintegrated System Board  Nonintegrated system boards can be easily identified because each expansion slot is usually.
Spring semester (4/2009) High Speed Signal Processing Board Design By: Nir Malka, Lior Rom Instructor: Mike Sumszyk הטכניון - מכון טכנולוגי לישראל הפקולטה.
Out-of-Order OpenRISC 2 semesters project Semester A: Implementation of OpenRISC on XUPV5 board Final A Presentation By: Vova Menis-Lurie Sonia Gershkovich.
UCT Software-Defined Radio Research Group
Computer Student: 4a Pei-Chin Chu 4a En-Tzu Hsu Teather: Ru-Li Lin.
Chongo Service Training Hardware Overview Prepared by Merlin Miller, Dave Jordahl, John Ciardi, March 2005.
Basic Computer Structure and Knowledge Project Work.
© Copyright Xilinx 2004 All Rights Reserved 9 November, 2004 XUP Virtex-II Pro Development System.
NetBurner MOD 5282 Network Development Kit MCF 5282 Integrated ColdFire 32 bit Microcontoller 2 DB-9 connectors for serial I/O supports: RS-232, RS-485,
Out-of-Order OpenRISC 2 semesters project Semester A: Implementation of OpenRISC on XUPV5 board Midterm Presentation By: Vova Menis-Lurie Sonia Gershkovich.
Embedded Sales Meeting COM Express Carrier. COM Express Carrier Card What is it? –Two PMC slot or two XMC slot on the top side of the board and one COM.
A Company Selling Technology and not just a Product.
“ Analyzer for 40Gbit Ethernet “ (Bi-semestrial project) Executers: פריד מחאג ' נה Farid Mahajna Husam Kadan חוסאם קעדאן Instructor:
Add on cards. Also known as Expansion card or interface adapter. It can be inserted into an expansion slot of a motherboard to add functionality to a.
 Project overview  Project-specific success criteria  Block diagram  Component selection rationale  Packaging design  Schematic and theory of operation.
Silicon Building Blocks for Blade Server Designs accelerate your Innovation.
SLAAC SV2 Briefing SLAAC Retreat, May 2001 Heber, UT Brian Schott USC Information Sciences Institute.
Maurice Goodrick, Bart Hommels 1 CALICE-UK WP2.2 Slab Data Paths Plan: – emulate multiple VFE chips on long PCBs – study the transmission behaviour.
NetFPGA SUME  High-performance and high-density networking design.
RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:
Network Communications: Chapter 3 Introduction to Computer Architecture.
StreamBlade TM Architecture Introduction To The StreamBlade TM Architecture Rev 1.2.
Research on Reconfigurable Computing Using Impulse C Carmen Li Shen Mentor: Dr. Russell Duren February 1, 2008.
1 Abstract & Main Goal המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory The focus of this project was the creation of an analyzing device.
StreamBlade TM StreamBlade TM Applications Rev 1.2.
© 2004 Xilinx, Inc. All Rights Reserved Implemented by : Alon Ben Shalom Yoni Landau Project supervised by: Mony Orbach High speed digital systems laboratory.
2. Requirements Existing Z-Dok interface 10G Ethernet – SFP+ Free chips? Fast Memory  More QDRII+ Large Memory for transient buffer  DDR? External Processor.
R&D for First Level Farm Hardware Processors Joachim Gläß Computer Engineering, University of Mannheim Contents –Overview of Processing Architecture –Requirements.
BEE3 Updates June 13 th, 2007 Chuck Thacker, John Davis Microsoft Research Chen Chang UC Berkeley.
Josh Ruggiero CSE 420 – April 23 rd  MCH – Memory Controller Hub  Bridges connection from CPU to RAM and Video Bus (AGP/PCI-X)  Connects to South.
Mr. Daniel Perkins Battelle Memorial Institute Mr. Rob Riley Air Force Research Laboratory Gateware Munitions Interface Processor (GMIP)
ATLAS HSIO DEVELOPMENT BOARD TESTING An Overview and Test Summary of High Speed Input/Output Boards Lawrence Carlson August 10, 2010.
1 SysCore for N-XYTER Status Report Talk by Dirk Gottschalk Kirchhoff Institut für Physik Universität Heidelberg.
Motherboard Group 1 1.
H-RORC HLT-Meeting CERN 02/06/05 Torsten Alt KIP Heidelberg.
Instructor: Syed Shuja Hussain Chapter 2: The System Unit.
Instructor: Chapter 2: The System Unit. Learning Objectives: Recognize how data is processed Understand processors Understand memory types and functions.
KM3NeT Offshore Readout System On Chip A highly integrated system using FPGA COTS S. Anvar, H. Le Provost, F. Louis, B.Vallage – CEA Saclay IRFU – Amsterdam/NIKHEF,
Back-end Electronics Upgrade TileCal Meeting 23/10/2009.
SVD → PXD Data Concentrator (DC) Jochen Dingfelder Carlos Mariñas Michael Schnell
DaVinci Overview (features and programming) Kim dong hyouk.
Test Boards Design for LTDB
“FPGA shore station demonstrator for KM3NeT”
Electronics for Physicists
Spartan FPGAs مرتضي صاحب الزماني.
Chapter5.
ASP/H – CRM Interface John DeHart Applied Research Laboratory Computer Science and Engineering Department
Emu: Rapid FPGA Prototyping of Network Services in C#
Electronics for Physicists
Presentation transcript:

XUP Virtex-5 Development System January 2009

XUP Virtex52 Introducing XUPV5-LX110T A powerful and versatile platform packaged and priced for Academia!  A feature-rich development system ideally suited to the laboratory  Features the Virtex-5 XC5VLX110T device  Unified platform for teaching and research in  Digital Design  Embedded Systems  Digital Signal Processing & Communications  Computer Architecture  Networking  Video and Image Processing  On-board Memory, High Speed Transceivers, Peripherals and more!

XUP Virtex53 System Features Virtex-5 XC5VLX110T FPGA – 110,592 Logic Cells – 5,328 Kbits of Block RAM – 64 DSP Slices – Serial I/O Gigabit Transceivers – Embedded Tri-mode Ethernet MAC – Embedded PCIe Endpoint On-board Memory – 256 Mb DDR2 SDRAM SODIMM – 1 MB ZBT SRAM – 1 Gb Compact Flash Card – 32 Mb StrataFlash – Xilinx Platform Flash Configuration – Platform USB/JTAG Download Peripherals – 10/100/1000 Ethernet PHY (embedded MAC) – USB2 Host and Peripheral Ports – Stereo AC-97 Audio CODEC – Integrated DVI/VGA Output and Video Input – RS232 & PS/2 Ports – Debug support includes Mictor Trace, BDM, and SoftTouch ports – GTP Clock Synthesis Chips – 16 Character x 2 Line Display – Rocket I/O Transceivers Connectors 2 Serial ATA Connector for use with Aurora Protocol SMA (Rx and Tx Differential Pairs) Small Form Factor Pluggable (SFP) Connector SGMII PCI Express (PCIe) Edge Connector (x1 End Point)

XUP Virtex54 System Diagram

XUP Virtex55 Available Now! More info at – Same base board as ml505 but with larger v5lx110t FPGA More than twice as large as the ml505’s v5lx50t FPGA – Same board as for the OpenSPARC Evaluation Platform Currently available from XUP-partner Digilent, Inc. – – $ Academic Pricing – $1, All others