4/26/05Cheng: ELEC72501 A New Method for Diagnosing Multiple Stuck- at-Faults using Multiple and Single Fault Simulations An-jen Cheng ECE Dept. Auburn.

Slides:



Advertisements
Similar presentations
IC TESTING.
Advertisements

Advertisement In this work we presents novel and efficient methods for on- line CLB testing in FPGA’s. We use a ROving Tester (ROTE) which unlike any prior.
Based on text by S. Mourad "Priciples of Electronic Systems" Digital Testing: Design Representation and Fault Detection
An Algorithm for Diagnostic Fault Simulation Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA 13/29/2010IEEE LATW 10.
10/28/2009VLSI Design & Test Seminar1 Diagnostic Tests and Full- Response Fault Dictionary Vishwani D. Agrawal ECE Dept., Auburn University Auburn, AL.
Fault Equivalence Number of fault sites in a Boolean gate circuit is = #PI + #gates + # (fanout branches) Fault equivalence: Two faults f1.
1 Dictionary-Less Defect Diagnosis as Surrogate Single Stuck-At Faults Chidambaram Alagappan Vishwani D. Agrawal Department of Electrical and Computer.
4/28/05Ray: ELEC Fault Diagnosis Using Fault Dictionaries and Probability Adam Ray April 28, 2005.
1 Analyzing Reconvergent Fanouts in Gate Delay Fault Simulation Dept. of ECE, Auburn University Auburn, AL Hillary Grimes & Vishwani D. Agrawal.
On Diagnosis of Multiple Faults Using Compacted Responses Jing Ye 1,2, Yu Hu 1, and Xiaowei Li 1 1 Key Laboratory of Computer System and Architecture Institute.
TOPIC : Backtracking Methodology UNIT 3 : VLSI Testing Module 3.2: Arriving at Input Test Vector.
Mar. 27, 2013 Chidambaram's MS Defense1 Dictionary-Less Defect Diagnosis as Real or Surrogate Single Stuck- At Faults Master’s Defense Chidambaram Alagappan.
Compaction of Diagnostic Test Set for a Full-Response Dictionary Mohammed Ashfaq Shukoor Vishwani D. Agrawal 18th IEEE North Atlantic Test Workshop, 2009.
Diagnostic Test Generation and Fault Simulation Algorithms for Transition Faults Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama
A Diagnostic Test Generation System Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA Nov. 3rdITC
Reduced Complexity Test Generation Algorithms for Transition Fault Diagnosis Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA.
Dec. 19, 2005ATS05: Agrawal and Doshi1 Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849,
Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849, USA Vishwani D. Agrawal Alok S. Doshi.
Models -1 Scientists often describe what they do as constructing models. Understanding scientific reasoning requires understanding something about models.
4/25/2006 ELEC7250: Hill 1 Brad Hill ELEC 7250 Logic Simulator.
4/20/2006ELEC7250: Alexander 1 LOGIC SIMULATION AND FAULT DIAGNOSIS BY JINS DAVIS ALEXANDER ELEC 7250 PRESENTATION.
A Two Phase Approach for Minimal Diagnostic Test Set Generation Mohammed Ashfaq Shukoor Vishwani D. Agrawal 14th IEEE European Test Symposium Seville,
ELEC 7250 Term Project Presentation Khushboo Sheth Department of Electrical and Computer Engineering Auburn University, Auburn, AL.
Dec. 29, 2005Texas Instruments (India)1 Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849,
Spring 08, Mar 27 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Fault Simulation Vishwani D. Agrawal James J.
1 Reconvergent Fanout Analysis of Bounded Gate Delay Faults Dept. of ECE, Auburn University Auburn, AL Master’s Defense Hillary Grimes Thesis Advisor:
March 25, 20011de Sousa-Agrawal/ITSW01 An Experimental Study of Tester Yield and Defect Coverage Jose T. de Sousa INESC/IST, Technical University of Lisbon.
Exclusive Test and its Application to Fault Diagnosis Vishwani D. Agrawal Dong Hyun Baik Yong C. Kim Kewal K. Saluja Kewal K. Saluja.
Partial Scan Design with Guaranteed Combinational ATPG Vishwani D. Agrawal Agere Systems, Circuits and Systems Research Lab Murray Hill, NJ 07974, USA.
04/25/2006 ELEC 7250 Final Project: Jie Qin 1 Logic Simulator for Combinational Circuit Jie Qin Dept. of Electrical and Computer Engineering Auburn University,
Dominance Fault Collapsing of Combinational Circuits By Kalpesh Shetye & Kapil Gore ELEC 7250, Spring 2004.
Sequential Testing Two choices n Make all flip-flops observable by putting them into a scan chain and using scan latches o Becomes combinational testing.
Jan. 11, '02Kim, et al., VLSI Design'021 Mutiple Faults: Modeling, Simulation and Test Yong C. Kim University of Wisconsin, Dept. of ECE, Madison, WI 53706,
Diagnostic and Detection Fault Collapsing for Multiple Output Circuits Raja K. K. R. Sandireddy and Vishwani D. Agrawal Dept. Of Electrical and Computer.
Logic simulator and fault diagnosis Fan Wang Dept. of Electrical & Computer Engineering Auburn University ELEC7250 Term Project Spring 06’
Chapter 3 Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Lecture - 7 Circuit Theorems
Dynamic Presentation of Key Concepts Module 2 – Part 3 Meters Filename: DPKC_Mod02_Part03.ppt.
Dynamic Test Set Selection Using Implication-Based On-Chip Diagnosis Nuno Alves, Yiwen Shi, Nicholas Imbriglia, and Iris Bahar Brown University Jennifer.
Unit V Fault Diagnosis.
TOPIC : Types of fault simulation
Modern VLSI Design 4e: Chapter 4 Copyright  2008 Wayne Wolf Topics n Switch networks. n Combinational testing.
Modern VLSI Design 3e: Chapter 5,6 Copyright  2002 Prentice Hall PTR Adapted by Yunsi Fei Topics n Sequential machine (§5.2, §5.3) n FSM construction.
1 Compacting Test Vector Sets via Strategic Use of Implications Kundan Nepal Electrical Engineering Bucknell University Lewisburg, PA Nuno Alves, Jennifer.
VTS 2012: Zhao-Agrawal1 Net Diagnosis using Stuck-at and Transition Fault Models Lixing Zhao* Vishwani D. Agrawal Department of Electrical and Computer.
Nordic Process Control Workshop, Porsgrunn, Norway Application of the Enhanced Dynamic Causal Digraph Method on a Three-layer Board Machine Cheng.
Fault Models, Fault Simulation and Test Generation Vishwani D. Agrawal Department of ECE, Auburn University Auburn, AL 36849, USA
Efficient On-line Interconnect BIST in FPGAs with Provable Detectability for Multiple Faults Vishal Suthar and Shantanu Dutt Dept. of ECE University of.
Jing Ye 1,2, Yu Hu 1, and Xiaowei Li 1 1 Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese Academy of Sciences.
TOPIC : Introduction to Fault Simulation
An introduction to Fault Detection in Logic Circuits By Dr. Amin Danial Asham.
TOPIC : Transition Count Compression UNIT 5 : BIST and BIST Architectures Module 5.4 Compression Techniques.
Abdul-Rahman Elshafei – ID  Introduction  SLAT & iSTAT  Multiplet Scoring  Matching Passing Tests  Matching Complex Failures  Multiplet.
Mixed PLB and Interconnect BIST for FPGAs Without Fault-Free Assumptions Vishal Suthar and Shantanu Dutt Electrical and Computer Engineering University.
TOPIC : Fault detection and fault redundancy UNIT 2 : Fault modeling Module 2.3 Fault redundancy and Fault collapsing.
Series-Parallel Circuits. Most practical circuits have both series and parallel components. Components that are connected in series will share a common.
©2010 Cengage Learning SLIDES FOR CHAPTER 8 COMBINATIONAL CIRCUIT DESIGN AND SIMULATION USING GATES Click the mouse to move to the next page. Use the ESC.
COE-571 Digital System Testing A Pattern Ordering Algorithm for Reducing the Size of Fault Dictionaries Authors: P. Bernardi, M. Grosso, M. Rebaudengo,
Circuit Theorems 1.  Introduction  Linearity property  Superposition  Source transformations  Thevenin’s theorem  Norton’s theorem  Maximum power.
Speaker: Nansen Huang VLSI Design and Test Seminar (ELEC ) March 9, 2016 Simulation-Based Equivalence Checking.
Fault Diagnosis.
Dominance Fault Collapsing
ELEC Digital Logic Circuits Fall 2014 Logic Testing (Chapter 12)
Topic 1: Be able to combine functions and determine the resulting function. Topic 2: Be able to find the product of functions and determine the resulting.
Overview: Fault Diagnosis
Testing for Faults, Looking for Defects
Fractions 1/8 55/60 11/12 1 2/10 1 ½ 1/12.
Topic 1: Be able to combine functions and determine the resulting function. Topic 2: Be able to find the product of functions and determine the resulting.
ELEC Digital Logic Circuits Fall 2015 Logic Testing (Chapter 12)
Information Theoretical Analysis of Digital Watermarking
Presentation transcript:

4/26/05Cheng: ELEC72501 A New Method for Diagnosing Multiple Stuck- at-Faults using Multiple and Single Fault Simulations An-jen Cheng ECE Dept. Auburn University

4/26/05Cheng: ELEC72502 Introduction  First, this method has the assumption that all suspected fault are equally likely in the faulty circuit, multiple fault simulation is performed.  Faults are added or removed from a certain set of suspected faults, is depended on the multiple fault simulation results that the primary output values have agreed with the observed value or not.  Faults which are added or removed from a set of suspected faults are determined using single fault simulation  This method is useful as a preprocessing stage diagnosis the electron-beam tester.

4/26/05Cheng: ELEC72503 Definitions  1. A diagnostic test set consist of a set of test which detect all of detectable single stuck-at faults.  2. For each test applied to a circuit under test, if the value observed at a primary output of CUT is the same as that of the fault free circuit then it is called pass primary output, and vice versa.  3. In order to obtain a set of representative fault, we determined equivalent faults that are structurally related; from every equivalence class we retain one fault as representative fault in CUT. During diagnosis, suspected faults are composed of the stuck-at faults that are deduced in earlier phases of the diagnostic method to be faults that may possibly exist in CUT.  4. During single stuck-at fault simulation, first, the model of the fault- free circuit C is transformed so that it models the C f created by a single stuck-at fault f. Then C f is simulated. During multiple fault simulation, the model of the fault-free circuit C is transformed first so that it models the circuit created by all of suspected faults SF={f1……}. Then C FS is simulated.

4/26/05Cheng: ELEC72504 Example  This circuit has the set {C/1, D/1, I/1} of deduced suspected faults  Multiple fault simulation with the test (A, B, C)=(1, 0, 0) is performed.  Multiple fault simulation does not simulate all possible combination among suspected faults; {C/1, D/1}, {C/1, I/1}, {D/1, I/1}, etc.

4/26/05Cheng: ELEC72505 Diagnostic method  The diagnose method is performed based on four cases.  Case1. Faulting masking relationships among actual faults do not occur on an individual test even though multiple faults exist in CUT. If CUT satisfies case, then fault which are detected by pass test do not exist in CUT; however, it is not guaranteed whether CUT satisfies case 1 or not. Therefore case 2 and 3 need to be considered.  Case2. indicates that at present not all actual faults are included on the set of suspected faults. Hence faults that are detected by the fail test in case 2 are added to the set of suspected faults.  Case3. if the value obtained at the primary output by multiple fault simulation does not agree with the observed value then case 3 will be introduced. Case 3 indicates that the set of suspected faults include faults which does not exist in CUT. Therefore, faults that are detected by the pass test in case 3 are removed from these set of suspected faults.  Case4 indicates that the suspected fault f i in the set of suspected fault does not exist in CUT. Thus, f i is removed from the set of suspected faults.

4/26/05Cheng: ELEC72506 Procedures

4/26/05Cheng: ELEC72507 Example of case 2 &3

4/26/05Cheng: ELEC72508 Results

4/26/05Cheng: ELEC72509 Conclusion  Based on the assumption that all suspected faults are equally likely in the faulty circuit, multiple fault simulation is performed.  Diagnosis is effected by repeated additions and removals of faults  This method is able to identifying the location within a small number of suspected faults by simple processing.  This method is useful as a preprocessing stage of diagnosis using electron-beam tester.