Random Number Generator Jesse Guss David Levitt Sirisha Pillalamarri Matt Russo Dimtriy Solmonov.

Slides:



Advertisements
Similar presentations
MEMORY popo.
Advertisements

Subthreshold SRAM Designs for Cryptography Security Computations Adnan Gutub The Second International Conference on Software Engineering and Computer Systems.
Random Number Generator Dmitriy Solmonov W1-1 David Levitt W1-2 Jesse Guss W1-3 Sirisha Pillalamarri W1-4 Matt Russo W1-5 Design Manager – Thiago Hersan.
Memory Section 7.2. Types of Memories Definitions – Write: store new information into memory – Read: transfer stored information out of memory Random-Access.
1 Lecture 13: Cache and Virtual Memroy Review Cache optimization approaches, cache miss classification, Adapted from UCB CS252 S01.
Foundations of Cryptography Lecture 10 Lecturer: Moni Naor.
Presentation #M2 EZ Parking Wontaek Shin (M2-1) Shanshan Ma (M2-2) Nan Li (M2-3) Stage 1: 1/24/2006 Design Proposal Overall Project Objective: Design a.
DESIGN AND EVALUATION OF HYBRID FAULT-DETECTION SYSTEMS Qing Xu Kevin Wang.
Chapter 9 Computer Design Basics. 9-2 Datapaths Reminding A digital system (or a simple computer) contains datapath unit and control unit. Datapath: A.
1 Recap: Memory Hierarchy. 2 Memory Hierarchy - the Big Picture Problem: memory is too slow and or too small Solution: memory hierarchy Fastest Slowest.
Finite State Machine Chapter 10 RTL Hardware Design by P. Chu.
Random Number Generator Dmitriy Solmonov W1-1 David Levitt W1-2 Jesse Guss W1-3 Sirisha Pillalamarri W1-4 Matt Russo W1-5 Design Manager – Thiago Hersan.
Random Number Generator Dimtriy Solmonov W1-1 David Levitt W1-2 Jesse Guss W1-3 Sirisha Pillalamarri W1-4 Matt Russo W1-5 Design Manager- Thiago Hersan.
DATAPATHS 3) Shifters. 4) Comparators 5) Counters.
Idongesit Ebong (1-1) Jenna Fu (1-2) Bowei Gai (1-3) Syed Hussain (1-4) Jonathan Lee (1-5) Design Manager: Myron Kwai Overall Project Objective: Design.
1 Random Number Generator Dmitriy Solmonov W1-1 David Levitt W1-2 Jesse Guss W1-3 Sirisha Pillalamarri W1-4 Matt Russo W1-5 Design Manager – Thiago Hersan.
Sequential Logic Design
Useful Things to Know Norm. Administrative Midterm Grading Finished –Stats on course homepage –Pickup after this lab lec. –Regrade requests within 1wk.
Idongesit Ebong (1-1) Jenna Fu (1-2) Bowei Gai (1-3) Syed Hussain (1-4) Jonathan Lee (1-5) Design Manager: Myron Kwai Overall Project Objective: Design.
Enigma Machine - Design Presentation Group M1 Adithya Attawar Shilpi Chakrabarti Zavo Gabriel Michael Sokolsky Digital World War II Enigma Cipher Wed.
Chapter 3 Program Design and Branching Structures Dr. Ali Can Takinacı İstanbul Technical University Faculty of Naval Architecture and Ocean Engineering.
Huffman Encoder Project. Howd - Zur Hung Eric Lai Wei Jie Lee Yu - Chiang Lee Design Manager: Jonathan P. Lee Huffman Encoder Project Final Presentation.
Random Number Generator Dmitriy Solmonov W1-1 David Levitt W1-2 Jesse Guss W1-3 Sirisha Pillalamarri W1-4 Matt Russo W1-5 Design Manager – Thiago Hersan.
1 Random Number Generator Dmitriy Solmonov W1-1 David Levitt W1-2 Jesse Guss W1-3 Sirisha Pillalamarri W1-4 Matt Russo W1-5 Design Manager – Thiago Hersan.
Basic Register A register is a sequential component that can store multiple bits.
1 Analysis of the Linux Random Number Generator Zvi Gutterman, Benny Pinkas, and Tzachy Reinman.
E-Voting Machine - Design Presentation Group M1 Jonathan Chiang Jessica Kim Chi Ho Yoon Donald Cober Mon. Sept 15 System Block Diagram Data Flow Transistor.
Arithmetic-Logic Units CPSC 321 Computer Architecture Andreas Klappenecker.
Random Number Generator Dmitriy Solmonov W1-1 David Levitt W1-2 Jesse Guss W1-3 Sirisha Pillalamarri W1-4 Matt Russo W1-5 Design Manager – Thiago Hersan.
COMPUTER ARCHITECTURE & OPERATIONS I Instructor: Hao Ji.
Random Number Generator Dmitriy Solmonov W1-1 David Levitt W1-2 Jesse Guss W1-3 Sirisha Pillalamarri W1-4 Matt Russo W1-5 Design Manager – Thiago Hersan.
1 Random Number Generator Dmitriy Solmonov W1-1 David Levitt W1-2 Jesse Guss W1-3 Sirisha Pillalamarri W1-4 Matt Russo W1-5 Design Manager – Thiago Hersan.
10 ThinkOfANumber program1July ThinkOfANumber program CE : Fundamental Programming Techniques.
Random Number Generator Dimtriy Solmonov W1-1 David Levitt W1-2 Jesse Guss W1-3 Sirisha Pillalamarri W1-4 Matt Russo W1-5 Design Manager – Thiago Hersan.
Lucas-Lehmer Primality Tester Presentation 2: Architecture Proposal February 1, 2006 Team: W-4 Nathan Stohs W4-1 Brian Johnson W4-2 Joe Hurley W4-3 Marques.
David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.
Parallel Prefix Adders A Case Study
Block and Stream Ciphers1 Reference –Matt Bishop, Computer Security, Addison Wesley, 2003.
Sept EE24C Digital Electronics Project Design of a Digital Alarm Clock.
Firmware based Array Sorter and Matlab testing suite Final Presentation August 2011 Elad Barzilay & Uri Natanzon Supervisor: Moshe Porian.
A Low-Power CAM Design for LZ Data Compression Kun-Jin Lin and Cheng-Wen Wu, IEEE Trans. On computers, Vol. 49, No. 10, Oct Presenter: Ming-Hsien.
Modeling and simulation of systems Model building Slovak University of Technology Faculty of Material Science and Technology in Trnava.
1 Memory Hierarchy The main memory occupies a central position by being able to communicate directly with the CPU and with auxiliary memory devices through.
Egle Cebelyte. Random Access Memory is simply the storage area where all software is loaded and works from; also called working memory storage.
WEP Protocol Weaknesses and Vulnerabilities
Computer Aided Layout Manual
UNIVERSITY OF ROSTOCK Institute of Applied Microelectronics and Computer Science Single-Rail Self-timed Logic Circuits in Synchronous Designs Frank Grassert,
MEMORY ORGANIZATION - Memory hierarchy - Main memory - Auxiliary memory - Cache memory.
Language Implementation Methods David Woolbright.
Binary Data Storage and Manipulation Adam DeNoble Chris Kratz John Moss Ted Trisco.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
Arithmetic-Logic Units. Logic Gates AND gate OR gate NOT gate.
Random Logic l Forum.NET l ASP.NET performance Forum.NET 5 th Meeting ● March 2006 By Yaniv Sharon.
Gates Winkler Jordan Samuel Fei Yin Shen 9 September 2009 Virtual Wallet Design Proposal To create a handheld device which will save money and time through.
CHAPTER 14 Digital Systems. Figure 14.1 RS flip-flop symbol and truth table Figure
Howd - Zur Hung Eric Lai Wei Jie Lee Yu - Chiang Lee Design Manager: Jonathan P. Lee [M2] Huffman Encoder Project Presentation #3 February 7 th, 2007 Overall.
Field Programmable Gate Arrays
Exam 2 Review Two’s Complement Arithmetic Ripple carry ALU logic and performance Look-ahead techniques, performance and equations Basic multiplication.
Alpha Blending and Smoothing
Cache Memory Presentation I
Computer Architecture & Operations I
  30 A 30 B 30 C 30 D 30 E 77 TOTALS ORIGINAL COUNT CURRENT COUNT
What is Computer Architecture?
Chapter5: Synchronous Sequential Logic – Part 4
Cache Memory Rabi Mahapatra
Problem solving.
Modified at -
More on natural image matting
COMS W1004 Introduction to Computer Science
Overview Problem Solution CPU vs Memory performance imbalance
Presentation transcript:

Random Number Generator Jesse Guss David Levitt Sirisha Pillalamarri Matt Russo Dimtriy Solmonov

Application Cryptography –Random number identification Gambling –Random deck generation Faster number generation than any software solution

Chip/Algorithm Description Import a large seed into source SRAM Take 32-bit portions at a time from source SRAM Perform arithmetical and logical operations Modify source SRAM Write to result SRAM Export the random string when requested

Major blocks Block NameFunction Estimate Transistor Count (Alpha 6) SRAMStore and Modify two large strings 6,000 Fast Hybrid Adders32-bit, 2 x 2-input 1 x 3-input 4,000 FSM and DatapathAlgorithm Implementation 4,000

Other Ideas Optional Modulo Feature Alpha (8) implementation

Questions?