B wheel Board Gain Differences Mitch Newcomer May 5, 2005.

Slides:



Advertisements
Similar presentations
Introduction to Semiconductor Devices
Advertisements

A Quick Look at a simple Shunt Cable Comp for the CMD OUT Line implemented on the (TRT) Barrel PP for the Final Input and Output Cables Mitch Newcomer.
E. Atkin, E. Malankin, V. Shumikhin NRNU MEPhI, Moscow 1.
Signal Digitization Issues for the NLC Muon Detector Mani Tripathi UC, Davis 8/5/03 Starting Point: 1.Time of arrival measurement with O(1 ns) resolution.
Power supply cable Charge injection 3 channels readout (external cables to the scope) 3 channels readout (internal cables) Set up for reading two cards.
AR1FS Debugging Guide Critical Components Mitch Newcomer August
MDT-ASD PRR C. Posch30-Aug-02 1 Specifications, Design and Performance   Specifications Functional Analog   Architecture Analog channel Programmable.
Active Roof Repair Aids1 AR1FS Debugging Guide Critical Components Mitch Newcomer Feb 2005 **Note that this is a work in progress and will be updated from.
Signal Quality Study with Triple Jumper Board and EC board to PP Cable December 2, 2004 Mitch Newcomer.
Octal ASD Certification Tests at Michigan J. Chapman, Tiesheng Dai, & Tuan Bui August 30, CERN.
End Cap Board Testing Status at Penn July 14, 2004 Anton & Campion Mitch.
Mixed Analog and Digital Circuit Boards for the ATLAS TRT Nandor Dressnandt, Godwin Mayers, Toni Munar, Mitch Newcomer, Rick Van Berg, Brig Williams University.
ATLAS TRT R. Van Berg, Sept. 2, ASDBLR & DTMROC Testing Production Run Completion Rick Van Berg for Gabe Hare, Mike Reilly.
AR2FL/S and No/Lo Gain followup Campion Anton Mitch.
Active Boards Grounding and Shielding at Penn Near Term Plan for Barrel Boards –In parallel to board layout verification Study /optimize / map noise with.
FEE Perugia. A. Rivetti A FAST LARGE DYNAMIC RANGE SHAPING AMPLIFIER FOR PARTICLE DETECTOR FRONT-END A.Rivetti – P Delaurenti INFN – Sezione di Torino.
A.Kashchuk Muon meeting, CERN Presented by A.Kashchuk.
LECC 2006 Ewald Effinger AB-BI-BL The LHC beam loss monitoring system’s data acquisition card Ewald Effinger AB-BI-BL.
ECAL electronics Guido Haefeli, Lausanne PEBS meeting 10.Jan
Ch4 Electronic Components Circuit/Schematic Symbols.
The next slide shows a simplified diagram of the pulser. A capacitor is charged up to perhaps 10V. Switches T1 and T2 close. Some of the capacitor current.
Oct, 2000CMS Tracker Electronics1 APV25s1 STATUS Testing started beginning September 1 wafer cut, others left for probing 10 chips mounted on test boards.
Performance of SPIROC chips in SKIROC mode
PMF: front end board for the ATLAS Luminometer ALFA TWEPP 2008 – 19 th September 2008 Parallel Session B6 – Programmable logic, boards, crates and systems.
Outer Tracker meeting NIKEF 27 July Dirk Wiedner Status of the OT readout electronics in Heidelberg Dirk Wiedner, Physikalisches Institut der Universität.
Preliminary measurements for the 8 channel prototype of SPD discriminator ASIC I.The 8 channel prototype. II.Status of the test. III.Noise. IV.Gain. V.Test.
OPERATIONAL AMPLIFIERS. BASIC OP-AMP Symbol and Terminals A standard operational amplifier (op-amp) has; V out is the output voltage, V+ is the non-inverting.
A. Rivetti Gigatracker meeting, dec 2009 Charge measurement with the TDC per pixel architecture A. Rivetti, G. Dellacasa S. Garbolino, F. Marchetto, G.
AHCAL Electronics. Status and Outlook Mathias Reinecke CALICE collaboration meeting Cambridge, UK March 16th-19th, 2012.
B.Satyanarayana, TIFR, Mumbai. Architecture of front-end ASIC INO Collaboration Meeting VECC, Kolkata July 11-13, Amp_out 8:1 Analog Multiplexer.
25th June, 2003CMS Ecal MGPA first results1 MGPA first results testing begun 29 th May on bare die (packaging still underway) two chips looked at so far.
NA62 Gigatracker Working Group Meeting 23 March 2010 Massimiliano Fiorini CERN.
Hold signal Variable Gain Preamp. Variable Slow Shaper S&H Bipolar Fast Shaper 64Trigger outputs Gain correction (6 bits/channel) discriminator threshold.
Front-end boards tests G. Auriemma, D. Fidanza G. Pirozzi( $ ) & C. Satriano ( $ ) Present address: European Patent Office, Branch at The Hague, Patentlaan.
HB LED Pulser Boards By Michael Miller The University of Iowa.
AHCAL Physics Prototype. The Electronics Part Mathias Reinecke for the AHCAL developers DESY, March 2nd, 2010.
Summary of FPIX tests Tom Zimmerman Fermilab May 16, 2007.
F Don Lincoln, Fermilab f Fermilab/Boeing Test Results for HiSTE-VI Don Lincoln Fermi National Accelerator Laboratory.
SRS Calibration Michael Phipps, Bob Azmoun, Craig Woody 1.
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
Distributed Low Voltage Power Supply System for Front End Electronics of the TRT Detector in ATLAS Experiment E.Banaś a, P.Farthouat b, Z.Hajduk a, B.Kisielewski.
Control voltage 0 to 8 V driver supply voltage 3.3 to 5 V 3.3 to 5 V control pulse rising edge (there is a 49.9 Ω term. resistor hidden under here!) 100.
MuTr Chamber properties K.Shoji Kyoto Univ.. Measurement of MuTr raw signal Use oscilloscope & LabView Read 1 strip HV 1850V Gas mixture Ar:CO 2 :CF 4.
DCS meeting - CERN June 17, 2002V.Kouchpil SDD DCS status Low Voltage system End-ladder ASIC High Voltage system Cooling system Schedule.
CBM 12 th Meeting, October 14-18, 2008, Dubna Present status of the first version of NIHAM TRD-FEE analogic CHIP Vasile Catanescu and Mihai Petrovici NIHAM.
NOISE MEASUREMENTS ON CLICPIX AND FUTURE DEVELOPMENTS Pierpaolo Valerio.
27/01/2004 az Proto Outer Tracker Front-End Tests 1 EFNI H K Test results of the Prototype Outer Tracker Front-End Box Ad Berkien Tom Sluijk Albert Zwart.
SEP Pre-PDR Peer Review DFE and DAP Electronics May 11, 2010
STATUS OF SPIROC measurement
Introduction to Semiconductor Devices
on behalf of the AGH and UJ PANDA groups
Oscilloscopes and Graphing Multimeters
BNL electronics: first tests
Calibration On pixel calibration capacitor; 20fF
Electronic Instrumentation
Multi-Pixel Photon Counter Readout Board
On Board Charger: Error Amplifiers (I and V)
Tutorial on the Ortec 935 Quad Constant Fraction Discriminator
Felix Sefkow CALICE/EUDET electronics meeting CERN, July 12, 2007
HARDROC STATUS 17 mar 2008.
High Rate Photon Irradiation Test with an 8-Plane TRT Sector Prototype
Lecture 4 OUTLINE Bipolar Junction Transistor (BJT)
ASPID (Application of Silicon Photomultipliers to Imaging Detectors)
Readout Electronics for Pixel Sensors
Lecture No# 4 Prepared by: Engr. Qurban Ali Memon
Digitally subtracted pulse between
BUCKEYE has internal shift register which controls calibration
The Ohio State University USCMS EMU Meeting, FNAL, Oct. 29, 2004
Readout Electronics for Pixel Sensors
Oscilloscopes and Graphing Multimeters
Presentation transcript:

B wheel Board Gain Differences Mitch Newcomer May 5, 2005

Penn May 5, Motivation Gain differences have been observed for a number of B wheel boards from ALGEN. Smallest Division ASD ASIC Typical - Board or DTMROC Two boards have been examined in detail. BoardChipGain V656 A (d)Typical V660 A (d)Low V660 A Low (d) Indicates Chip is oriented below Silk screen diode symbol.

Penn May 5, External Pulser Response at BLR Output for two low gain and two typical channels 4fC CERN 32 channel Pulser

Penn May 5, External Pulser  BLR Monitor Out

Penn May 5, Internal Pulser  BLR Monitor Out

Penn May 5, Internal Pulser to 50% DAC threshold

Penn May 5, Test Pulse Response at BLR Output TP Value set to 60 (11fC) TypicalLow Gain 212mV159mV

Penn May 5, Test Pulse Input to ASDBLR from W0223 Triple Jumper Position #8 to Typical and Low Gain ASD Low and Typical Super imposed

Penn May 5, Preliminary Conclusions 1.Low Gain Channels are ~10% lower for External pulser and ~25% lower for the Internal pulser when measured at BLR monitor output. 2.Gain is constant down to ~1fC. Low Gain channels do not present risk that BLR will operate in a highly NL range for near threshold signals. 3.Using the same DTMROC to compare measurements of the whole signal processing chain indicate only a small gain difference between Low Gain and Typical ASDBLR boards. Examination of several chips has shown that the gain difference is relatively constant implying a batch difference. 4.Pulse shapes observed at the BLR output for low gain and typical chips are qualitatively the same from 2fC to 80fC of injected charge. 5.The maximum test pulse range is only about 12fC. Setting the DTMROC BLR bias resistor to a smaller value would increase this range. 6.Low Gain and Typical ASD’s exhibit nearly identical test pulse shapes as observed at the Test pulse input to the ASDBLR.