The Technion Israeli Institute of Technology Intel Inc. A cooperation of:

Slides:

Advertisements

Similar presentations

~ Extension cards ~ graphic card, sound card, LAN, TV card.

Advertisements

Data Protection Card Submit: Assaf Matia Technion Guide: Eran Segev Rafael Guide: Henri Delmar Winter & Spring 2004.

Performed by: Tal Grylak Nadav Eitan Instructor: Moni Orbach Cooperated with: Eli Shushan המעבדה למערכות ספרתיות מהירות High speed.

Performed by: Gadit Ben-Habib Dan Porat Instructor: Inna Rivkin המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory.

Mid semester Presentation Data Packages Generator & Flow Management Data Packages Generator & Flow Management Data Packages Generator & Flow Management.

Capstone Fall 2005 GFX-One Guitar Processor Team Carpal Tunnel September 8, 2005.

Software Defined Radio Mentor: Dr. Brian Banister Sponsor: Comtech AHA Team: Brad Eylander, Dylan Kievit, Jeff Chang, Ted Storms Acknowledgements: Dr.

Conversion Between Video Compression Protocols Performed by: Dmitry Sezganov, Vitaly Spector Instructor: Stas Lapchev, Artyom Borzin Cooperated with:

Attacks on Three Tank System Three Tank System Testing Model-Based Security Features Experimental Platform for Model-Based Design of Embedded Systems Matt.

Characterization Presentation Spring 2006 Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System.

1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.

Proxy Cache Engine Performed by:Artyom Borzin Stas Lapchev Stas Lapchev Instructor: Hen Broodney In cooperation with Magnifier Ltd. הטכניון - מכון טכנולוגי.

Smart EQ Digital Stereo Equalizer Dustin Demontigny David Bull.

Presenting: Yaron Yagoda Kobi Cohen VERSITILE COMMUNICAION BETWEEN MULTI DSPS Digital Systems Laboratory Spring 2003 Supervisor: Isaschar Walter Final.

Fiber Channel Video Controller Students: Tsachy Kapchitz Michael Grinkrug Supervisor: Alex Gurovich in cooperation with: Elbit Systems המעבדה למערכות ספרתיות.

המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion - Israel institute of.

Design and Implementation of a Virtual Reality Glove Device Final presentation – winter 2001/2 By:Amos Mosseri, Shy Shalom, Instructors:Michael.

המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion - Israel institute of technology.

1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 26/4/2004 Multi-channel Data Acquisition System Final_A Presentation.

Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.

Presenting: Yaron Yagoda Kobi Cohen DSP SWITCH Digital Systems Laboratory Winter Supervisor: Isaschar Walter Mid-Term Presentation.

High Speed Digital Systems Lab Spring/Winter 2010 Part A final presentation Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of.

Performed by: Alex Shpiner Eyal Azran Instructor: Boaz Mizrachi המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.

1 FINAL PRESENTATION PART A Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System architectures.

Project by : Sokolik Dmitry Instructor : Boaz Mizrahi digital lab.

Performed by: Alex Shpiner Eyal Azran Instructor: Boaz Mizrachi המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.

The Technion Israeli Institute of Technology Intel Inc. A cooperation of:

The Technion Israeli Institute of Technology Intel Inc. A cooperation of:

המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion - Israel institute of technology.

המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion - Israel institute of technology.

1 Mid-term Presentation Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System architectures.

P07301 Summary Data Acquisition Module. Team Members.

Data Logger for Water Meter Function Continuously counts pulses from pulse output of the water meter (or other meters with pulse output) and periodically.

General Purpose FIFO on Virtex-6 FPGA ML605 board midterm presentation

High-Intensity Focused Ultrasound Therapy Array May1005 Alex Apel Stephen Rashid Justin Robinson.

Viterbi Decoder Project Alon weinberg, Dan Elran Supervisors: Emilia Burlak, Elisha Ulmer.

1 Implementation in Hardware of Video Processing Algorithm Performed by: Yony Dekell & Tsion Bublil Supervisor : Mike Sumszyk Semesterial project SPRING.

Final Presentation Performed by: Boris Goychman & Eyal Tsin Instructor: Tsachi Martsiano Annual project, Winter 2012.

Sub- Nyquist Sampling System Hardware Implementation System Architecture Group – Shai & Yaron Data Transfer, System Integration and Debug Environment Part.

Student: Vikas Agarwal Guide: Prof H S Jamadagni

Team 2 Yimin Xiao Jintao Zhang Bo Yuan Yang.  The project we propose is a digital oscilloscope with playback function that provides almost any function.

Upgrade to Real Time Linux Target: A MATLAB-Based Graphical Control Environment Thesis Defense by Hai Xu CLEMSON U N I V E R S I T Y Department of Electrical.

DLS Digital Controller Tony Dobbing Head of Power Supplies Group.

Grob Systems, Inc., the customer, requires an industrial computer system that will have a function of acquiring raw data, processing the data, presenting.

Foot Throttle Foot throttle device for lower limb rehabilitation.

All rights reserved, property and © CAD Computer GmbH & Co.KG 2009 Cover page.

All rights reserved, property and © CAD Computer GmbH & Co.KG 2009 Cover page.

PROCStar III Performance Charactarization Instructor : Ina Rivkin Performed by: Idan Steinberg Evgeni Riaboy Semestrial Project Winter 2010.

Performed by: Yaron Recher & Shai Maylat Supervisor: Mr. Rolf Hilgendorf המעבדה למערכות ספרתיות מהירות הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל.

Unit-V DSP APPLICATIONS. UNIT V -SYLLABUS DSP APPLICATIONS Multirate signal processing: Decimation Interpolation Sampling rate conversion by a rational.

1 Implementation in Hardware of Video Processing Algorithm Performed by: Yony Dekell & Tsion Bublil Supervisor : Mike Sumszyk SPRING 2008 High Speed Digital.

Jonathan Haws Blair Leonard Khemmer Porter Joshua Templin Software Defined Radio A Modular Approach.

Present Uses of the Fermilab Digital Signal Receiver VXI Module Brian Chase,Paul Joireman, Philip Varghese RF Embedded Systems (LLRF) Group.

Five Components of Computers Input Output Memory Control Datapath Processor.

P09311: FPGA Based Multi-Purpose Driver / Data Acquisition System Sponsor: Dr. Marcin Lukowiak Team MemberDisciplineRole Adam Van FleetEEProject Manager/Documentation.

New product introduction:

The “Drink Mixer” Design Constraints. Project Success Criteria An ability to digitally mix audio and adjust individual levels An ability to digitally.

12 September 2006Silicon Strip Detector Readout Module J. Hoffmann SIDEREM SIlicon Strip DEtector REadout Module.

1 Performed by: Kobi Cohen,Yaron Yagoda Instructor: Zigi Walter המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.

Low Power IP Design Methodology for Rapid Development of DSP Intensive SOC Platforms T. Arslan A.T. Erdogan S. Masupe C. Chun-Fu D. Thompson.

Sub- Nyquist Sampling System Hardware Implementation System Architecture Group – Shai & Yaron Data Transfer, System Integration and Debug Environment Part.

Team 6. Guitar Audio Amplifier Audio Codec DSP Wireless Adapter Motor Array PC LCD Display LED Arrays Pushbutton or RPG Input Device

Performed by: Or Rozenboim Gilad Shterenshis Instructor: Ina Rivkin המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון.

Vanderbilt University Toshiba IR Test Apparatus Project Final Design Review Ahmad Nazri Fadzal Zamir Izam Nurfazlina Kamaruddin Wan Othman.

TOW May 2011 DBBC2 G. Tuccari – INAF Istituto di Radioastronomia.

EEG Biofeedback Design Report

Lect5 A framework for digital filter design

Fixed-point Analysis of Digital Filters

Multichannel Link Path Analysis

Presentation transcript:

The Technion Israeli Institute of Technology Intel Inc. A cooperation of:

Mentor: Dimitry Sokolik Students: Eldad Klaiman Asaf Gur-Arie Channel Emulator

A two-team effort: Team 1: Eldad & Asaf –System Integration –Driver & GUI programming –Channel Statistics Team 2: Yaron & Oded –FIR VHDL code

Intel will supply A/D, D/A cards Implementation on a GIDEL PROC board, Or with a DSP. Easy to use, software interface Configurable digital filter A/D D/A Configuration Interface magnetics cable Noise sources statistics input output Structure Diagram

FIR Specifications Sampling rate MHz Input/output data representation – 8 bit Number of coefficients 128 Coefficients representation 16 bit

GUI Channel Emulator (GIDEL Board) Ethernet Network Adapter Controller PCI BUS Emulator Control Screen Statistics Display Screen Drivers Block Diagram

GUI Specifications Implementation : visual c++, MFC, Automation Easy channel parameters select : type & length Option for adding new channels type/length Coefficients calculation. Coefficients loading to the FIR. Communication with network controller. Statistics calculation and display.

GUI – Emulator Control Select channel type Select channel length Add channel type Add channel Length Load coefficients Frequency response graphic display Show Communication Statistics

GUI – Statistics Display