1 Static Interconnection Networks CEG 4131 Computer Architecture III Miodrag Bolic.

Slides:



Advertisements
Similar presentations
Parallel Architectures: Topologies Heiko Schröder, 2003.
Advertisements

Parallel Architectures: Topologies Heiko Schröder, 2003.
1 Interconnection Networks Direct Indirect Shared Memory Distributed Memory (Message passing)
CSCI 8150 Advanced Computer Architecture Hwang, Chapter 2 Program and Network Properties 2.4 System Interconnect Architectures.
1 Lecture 23: Interconnection Networks Topics: communication latency, centralized and decentralized switches (Appendix E)
Advanced Topics in Algorithms and Data Structures An overview of the lecture 2 Models of parallel computation Characteristics of SIMD models Design issue.
Interconnection Networks 1 Interconnection Networks (Chapter 6) References: [1,Wilkenson and Allyn, Ch. 1] [2, Akl, Chapter 2] [3, Quinn, Chapter 2-3]
Parallel Routing Bruce, Chiu-Wing Sham. Overview Background Routing in parallel computers Routing in hypercube network –Bit-fixing routing algorithm –Randomized.
NUMA Mult. CSE 471 Aut 011 Interconnection Networks for Multiprocessors Buses have limitations for scalability: –Physical (number of devices that can be.
Interconnection Network PRAM Model is too simple Physically, PEs communicate through the network (either buses or switching networks) Cost depends on network.
ECE669 L25: Final Exam Review May 6, 2004 ECE 669 Parallel Computer Architecture Lecture 25 Final Exam Review.
Models of Parallel Computation Advanced Algorithms & Data Structures Lecture Theme 12 Prof. Dr. Th. Ottmann Summer Semester 2006.
Interconnection Network Topologies
3. Interconnection Networks. Historical Perspective Early machines were: Collection of microprocessors. Communication was performed using bi-directional.
Interconnection Network Topology Design Trade-offs
1 Lecture 25: Interconnection Networks Topics: communication latency, centralized and decentralized switches, routing, deadlocks (Appendix E) Review session,
CS252/Patterson Lec /28/01 CS162 Computer Architecture Lecture 16: Multiprocessor 2: Directory Protocol, Interconnection Networks.
ECE669 L16: Interconnection Topology March 30, 2004 ECE 669 Parallel Computer Architecture Lecture 16 Interconnection Topology.
© Sudhakar Yalamanchili, Georgia Institute of Technology (except as indicated) Topologies.
Interconnect Network Topologies
CS252 Graduate Computer Architecture Lecture 15 Multiprocessor Networks March 14 th, 2011 John Kubiatowicz Electrical Engineering and Computer Sciences.
Interconnection Networks. Applications of Interconnection Nets Interconnection networks are used everywhere! ◦ Supercomputers – connecting the processors.
Course Outline Introduction in software and applications. Parallel machines and architectures –Overview of parallel machines –Cluster computers (Myrinet)
Interconnect Networks
Network Topologies Topology – how nodes are connected – where there is a wire between 2 nodes. Routing – the path a message takes to get from one node.
CS668- Lecture 2 - Sept. 30 Today’s topics Parallel Architectures (Chapter 2) Memory Hierarchy Busses and Switched Networks Interconnection Network Topologies.
1 Interconnects Shared address space and message passing computers can be constructed by connecting processors and memory unit using a variety of interconnection.
PPC Spring Interconnection Networks1 CSCI-4320/6360: Parallel Programming & Computing (PPC) Interconnection Networks Prof. Chris Carothers Computer.
CSE Advanced Computer Architecture Week-11 April 1, 2004 engr.smu.edu/~rewini/8383.
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. Parallel Programming in C with MPI and OpenMP Michael J. Quinn.
Course Wrap-Up Miodrag Bolic CEG4136. What was covered Interconnection network topologies and performance Shared-memory architectures Message passing.
1 Dynamic Interconnection Networks Miodrag Bolic.
Multiprocessor Interconnection Networks Todd C. Mowry CS 740 November 3, 2000 Topics Network design issues Network Topology.
Lecture 3 Innerconnection Networks for Parallel Computers
شبکه های میان ارتباطی 1 به نام خدا دکتر محمد کاظم اکبری مرتضی سرگلزایی جوان
Anshul Kumar, CSE IITD CSL718 : Multiprocessors Interconnection Mechanisms Performance Models 20 th April, 2006.
Computer Science and Engineering Parallel and Distributed Processing CSE 8380 January Session 4.
Anshul Kumar, CSE IITD ECE729 : Advanced Computer Architecture Lecture 27, 28: Interconnection Mechanisms In Multiprocessors 29 th, 31 st March, 2010.
Birds Eye View of Interconnection Networks
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. Shared versus Switched Media.
1 Interconnection Networks. 2 Interconnection Networks Interconnection Network (for SIMD/MIMD) can be used for internal connections among: Processors,
Computer Science and Engineering Copyright by Hesham El-Rewini Advanced Computer Architecture.
Super computers Parallel Processing
Computer Science and Engineering Copyright by Hesham El-Rewini Advanced Computer Architecture CSE 8383 February Session 9.
Topology How the components are connected. Properties Diameter Nodal degree Bisection bandwidth A good topology: small diameter, small nodal degree, large.
Spring EE 437 Lillevik 437s06-l22 University of Portland School of Engineering Advanced Computer Architecture Lecture 22 Distributed computer Interconnection.
1 Lecture 14: Interconnection Networks Topics: dimension vs. arity, deadlock.
Effective bandwidth with link pipelining Pipeline the flight and transmission of packets over the links Overlap the sending overhead with the transport.
Parallel Processing & Distributed Systems Thoai Nam Chapter 3.
Interconnection Networks Communications Among Processors.
Computer Science and Engineering Copyright by Hesham El-Rewini Advanced Computer Architecture CSE 8383 February Session 11.
INTERCONNECTION NETWORK
Interconnect Networks
Computer Network Topology
Lecture 23: Interconnection Networks
Connection System Serve on mutual connection processors and memory .
Interconnection topologies
Prof John D. Kubiatowicz
Interconnection Network Routing, Topology Design Trade-offs
John Kubiatowicz Electrical Engineering and Computer Sciences
Interconnection Network Design Lecture 14
Mesh-Connected Illiac Networks
Static Interconnection Networks
High Performance Computing & Bioinformatics Part 2 Dr. Imad Mahgoub
Advanced Computer Architecture 5MD00 / 5Z032 Multi-Processing 2
Interconnection Networks Contd.
Embedded Computer Architecture 5SAI0 Interconnection Networks
Birds Eye View of Interconnection Networks
Interconnection Networks
Static Interconnection Networks
Presentation transcript:

1 Static Interconnection Networks CEG 4131 Computer Architecture III Miodrag Bolic

2 Linear Arrays and Rings Linear Array –Asymmetric network –Degree d=2 –Diameter D=N-1 –Bisection bandwidth: b=1 –Allows for using different sections of the channel by different sources concurrently. Ring –d=2 –D=N-1 for unidirectional ring or for bidirectional ring

3 Ring Fully Connected Topology –Needs N(N-1)/2 links to connect N processor nodes. –Example N=16 -> 136 connections. N=1,024 -> 524,288 connections –D=1 –d=N-1 Chordal ring –Example N=16, d=3 -> D=5

4 Multidimensional Meshes and Tori Mesh –Popular topology, particularly for SIMD architectures since they match many data parallel applications (eg image processing, weather forecasting). –Illiac IV, Goodyear MPP, CM-2, Intel Paragon –Asymmetric –d= 2k except at boundary nodes. –k-dimensional mesh has N=n k nodes. Torus –Mesh with looping connections at the boundaries to provide symmetry. 2D Grid 3D Cube

5 Trees Diameter and ave distance logarithmic –k-ary tree, height d = log k N –address specified d-vector of radix k coordinates describing path down from root Fixed degree Route up to common ancestor and down Bisection BW?

6 Trees (cont.) Fat tree –The channel width increases as we go up –Solves bottleneck problem toward the root Star –Two level tree with d=N-1, D=2 –Centralized supervisor node

7 Hypercubes Each PE is connected to (d = log N) other PEs d = log N Binary labels of neighbor PEs differ in only one bit A d-dimensional hypercube can be partitioned into two (d-1)-dimensional hypercubes The distance between Pi and Pj in a hypercube: the number of bit positions in which i and j differ (ie. the Hamming distance) –Example:  = Distance between PE11 and PE9 is 3 0-D1-D2-D3-D 4-D 5-D *From Parallel Computer Architectures; A Hardware/Software approach, D. E. Culler

8 Hypercube routing functions Example Consider 4D hypercube (n=4) Source address s = 0110 and destination address d = 1101 Direction bits r = 0110  1101 = Route from 0110 to 0111 because r = Route from 0111 to 0101 because r = Skip dimension 3 because r = Route from 0101 to 1101 because r = 1011

9 k-ary n-cubes Rings, meshes, torii and hypercubes are special cases of a general topology called a k-ary n-cube Has n dimensions with k nodes along each dimension –An n processor ring is a n-ary 1-cube –An nxn mesh is a n-ary 2-cube (without end-around connections) –An n-dimensional hypercube is a 2-ary n-cube N=k n Routing distance is minimized for topologies with higher dimension Cost is lowest for lower dimension. Scalability is also greatest and VLSI layout is easiest.

10 Cube-connected cycle d=3 D=2k-1+ Example N=8 –We can use the 2CCC network

11

12 References 1.Advanced Computer Architecture and Parallel Processing, by Hesham El-Rewini and Mostafa Abd-El- Barr, John Wiley and Sons, Advanced Computer Architecture Parallelism, Scalability, Programmability, by K. Hwang, McGraw-Hill 1993.