1 of 14 1 / 18 An Approach to Incremental Design of Distributed Embedded Systems Paul Pop, Petru Eles, Traian Pop, Zebo Peng Department of Computer and.

Slides:



Advertisements
Similar presentations
© 2004 Wayne Wolf Topics Task-level partitioning. Hardware/software partitioning.  Bus-based systems.
Advertisements

Scheduling in Distributed Systems Gurmeet Singh CS 599 Lecture.
Courseware Scheduling of Distributed Real-Time Systems Jan Madsen Informatics and Mathematical Modelling Technical University of Denmark Richard Petersens.
Bidding Protocols for Deploying Mobile Sensors Reporter: Po-Chung Shih Computer Science and Information Engineering Department Fu-Jen Catholic University.
1 of 14 1 /23 Flexibility Driven Scheduling and Mapping for Distributed Real-Time Systems Paul Pop, Petru Eles, Zebo Peng Department of Computer and Information.
1 of 14 1 Analysis of Mixed Time-/Event-Triggered Distributed Embedded Systems Paul Pop, Traian Pop, Petru Eles, Zebo Peng Embedded Systems Laboratory.
1 of 16 April 25, 2006 Minimizing System Modification in an Incremental Design Approach Paul Pop, Petru Eles, Traian Pop, Zebo Peng Department of Computer.
1 of 14 1/14 Design Optimization of Time- and Cost-Constrained Fault-Tolerant Distributed Embedded Systems Viaceslav Izosimov, Paul Pop, Petru Eles, Zebo.
Communication Scheduling for Time-Triggered SystemsSlide 1 Communication Scheduling for Time-Triggered Systems Paul Pop, Petru Eles and Zebo Peng Dept.
High-level System Modeling and Power Management Techniques Jinfeng Liu Dept. of ECE, UC Irvine Sep
CS244-Introduction to Embedded Systems and Ubiquitous Computing Instructor: Eli Bozorgzadeh Computer Science Department UC Irvine Winter 2010.
Bogdan Tanasa, Unmesh D. Bordoloi, Petru Eles, Zebo Peng Department of Computer and Information Science, Linkoping University, Sweden December 3, 2010.
1 of 30 June 14, 2000 Scheduling and Communication Synthesis for Distributed Real-Time Systems Paul Pop Department of Computer and Information Science.
1 of 10 April 25, 2001 Minimizing System Modification in an Incremental Design Approach Paul Pop, Petru Eles, Traian Pop, Zebo Peng Department of Computer.
Process Scheduling for Performance Estimation and Synthesis of Hardware/Software Systems Slide 1 Process Scheduling for Performance Estimation and Synthesis.
1 of 14 1/15 Schedulability Analysis and Optimization for the Synthesis of Multi-Cluster Distributed Embedded Systems Paul Pop, Petru Eles, Zebo Peng Embedded.
QoS-constrained List Scheduling Heuristics for Parallel Applications on Grids 16-th Euromicro PDP Toulose, February 2008 QoS-CONSTRAINED LIST SCHEDULING.
Reliability-Aware Frame Packing for the Static Segment of FlexRay Bogdan Tanasa, Unmesh Bordoloi, Petru Eles, Zebo Peng Linkoping University, Sweden 1.
1 of 14 1 Fault-Tolerant Embedded Systems: Scheduling and Optimization Viacheslav Izosimov, Petru Eles, Zebo Peng Embedded Systems Lab (ESLAB) Linköping.
Scheduling with Optimized Communication for Time-Triggered Embedded Systems Slide 1 Scheduling with Optimized Communication for Time-Triggered Embedded.
1 of 16 March 30, 2000 Bus Access Optimization for Distributed Embedded Systems Based on Schedulability Analysis Paul Pop, Petru Eles, Zebo Peng Department.
1 of 12 May 3, 2000 Performance Estimation for Embedded Systems with Data and Control Dependencies Paul Pop, Petru Eles, Zebo Peng Department of Computer.
1 Oct 2, 2003 Design Optimization of Mixed Time/Event-Triggered Distributed Embedded Systems Traian Pop, Petru Eles, Zebo Peng Embedded Systems Laboratory.
1 of 14 1 Analysis and Synthesis of Communication-Intensive Heterogeneous Real-Time Systems Paul Pop Computer and Information Science Dept. Linköpings.
1 of 14 1/15 Design Optimization of Multi-Cluster Embedded Systems for Real-Time Applications Paul Pop, Petru Eles, Zebo Peng, Viaceslav Izosimov Embedded.
Mahapatra-Texas A&M-Fall'001 Partitioning - I Introduction to Partitioning.
Holistic Scheduling and Analysis of Mixed Time/Event-Triggered Distributed Embedded System Traian Pop, Petru Eles, Zebo Peng EE249 Discussion Paper Review.
1 of 14 1 Scheduling and Optimization of Fault- Tolerant Embedded Systems Viacheslav Izosimov Embedded Systems Lab (ESLAB) Linköping University, Sweden.
Thermal-Aware SoC Test Scheduling with Test Set Partitioning and Interleaving Zhiyuan He 1, Zebo Peng 1, Petru Eles 1 Paul Rosinger 2, Bashir M. Al-Hashimi.
1 of 16 June 21, 2000 Schedulability Analysis for Systems with Data and Control Dependencies Paul Pop, Petru Eles, Zebo Peng Department of Computer and.
HW/SW Co-Synthesis of Dynamically Reconfigurable Embedded Systems HW/SW Partitioning and Scheduling Algorithms.
Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip Alexandru Andrei, Petru Eles, Zebo Peng, Jakob Rosen Presented By:
Tradeoff Analysis for Dependable Real-Time Embedded Systems during the Early Design Phases Junhe Gan.
1 Memory and Time-Efficient Schedulability Analysis of Task Sets with Stochastic Execution Times Sorin Manolache, Petru Eles, Zebo Peng Department of Computer.
Software Pipelining for Stream Programs on Resource Constrained Multi-core Architectures IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEM 2012 Authors:
An efficient active replication scheme that tolerate failures in distributed embedded real-time systems Alain Girault, Hamoudi Kalla and Yves Sorel Pop.
GRID’2012 Dubna July 19, 2012 Dependable Job-flow Dispatching and Scheduling in Virtual Organizations of Distributed Computing Environments Victor Toporkov.
Regularity-Constrained Floorplanning for Multi-Core Processors Xi Chen and Jiang Hu (Department of ECE Texas A&M University), Ning Xu (College of CST Wuhan.
1 of 14 1/15 Synthesis-driven Derivation of Process Graphs from Functional Blocks for Time-Triggered Embedded Systems Master thesis Student: Ghennadii.
Dependable communication synthesis for distributed embedded systems Nagarajan Kandasamy, John P. Hayes, Brian T. Murray Presented by John David Eriksen.
Integrated Scheduling and Synthesis of Control Applications on Distributed Embedded Systems Soheil Samii 1, Anton Cervin 2, Petru Eles 1, Zebo Peng 1 1.
Energy/Reliability Trade-offs in Fault-Tolerant Event-Triggered Distributed Embedded Systems Junhe Gan, Flavius Gruian, Paul Pop, Jan Madsen.
Immune Genetic Algorithms for Optimization of Task Priorities and FlexRay Frame Identifiers Soheil Samii 1, Yanfei Yin 1,2, Zebo Peng 1, Petru Eles 1,
CS244-Introduction to Embedded Systems and Ubiquitous Computing Instructor: Eli Bozorgzadeh Computer Science Department UC Irvine Winter 2010.
Design of a High-Throughput Low-Power IS95 Viterbi Decoder Xun Liu Marios C. Papaefthymiou Advanced Computer Architecture Laboratory Electrical Engineering.
Resource Mapping and Scheduling for Heterogeneous Network Processor Systems Liang Yang, Tushar Gohad, Pavel Ghosh, Devesh Sinha, Arunabha Sen and Andrea.
Hard Real-Time Scheduling for Low- Energy Using Stochastic Data and DVS Processors Flavius Gruian Department of Computer Science, Lund University Box 118.
Dynamic Scheduling and Control-Quality Optimization of Self-Triggered Control Applications Soheil Samii, Petru Eles, Zebo Peng Department of Computer and.
1 SYNTHESIS of PIPELINED SYSTEMS for the CONTEMPORANEOUS EXECUTION of PERIODIC and APERIODIC TASKS with HARD REAL-TIME CONSTRAINTS Paolo Palazzari Luca.
A flexible simulator for control- dominated distributed real-time systems Johannes Petersson IDA/SaS/ESLAB Johannes Petersson IDA/SaS/ESLAB Master’s Thesis.
On Reducing Mesh Delay for Peer- to-Peer Live Streaming Dongni Ren, Y.-T. Hillman Li, S.-H. Gary Chan Department of Computer Science and Engineering The.
A local search algorithm with repair procedure for the Roadef 2010 challenge Lauri Ahlroth, André Schumacher, Henri Tokola
Tolerating Communication and Processor Failures in Distributed Real-Time Systems Hamoudi Kalla, Alain Girault and Yves Sorel Grenoble, November 13, 2003.
1 of 14 1/34 Embedded Systems Design: Optimization Challenges Paul Pop Embedded Systems Lab (ESLAB) Linköping University, Sweden.
Technische Universität München On the Quantification of Sustainability and Extensibility of FlexRay Schedules Reinhard Schneider, Dip Goswami, Samarjit.
1 of 14 1/15 Schedulability-Driven Frame Packing for Multi-Cluster Distributed Embedded Systems Paul Pop, Petru Eles, Zebo Peng Embedded Systems Lab (ESLAB)
Winter-Spring 2001Codesign of Embedded Systems1 Co-Synthesis Algorithms: Distributed System Co- Synthesis Part of HW/SW Codesign of Embedded Systems Course.
Physically Aware HW/SW Partitioning for Reconfigurable Architectures with Partial Dynamic Reconfiguration Sudarshan Banarjee, Elaheh Bozorgzadeh, Nikil.
Incremental Run-time Application Mapping for Heterogeneous Network on Chip 2012 IEEE 14th International Conference on High Performance Computing and Communications.
Task Mapping and Partition Allocation for Mixed-Criticality Real-Time Systems Domițian Tămaș-Selicean and Paul Pop Technical University of Denmark.
An Algorithm for Automatically Obtaining Distributed and Fault Tolerant Static Schedules Alain Girault - Hamoudi Kalla - Yves Sorel - Mihaela Sighireanu.
1 Schedulability Analysis of Multiprocessor Real-Time Applications with Stochastic Task Execution Times Sorin Manolache, Petru Eles, Zebo Peng {sorma,
Optimization of Time-Partitions for Mixed-Criticality Real-Time Distributed Embedded Systems Domițian Tămaș-Selicean and Paul Pop Technical University.
Reliable energy management System reliability is affected by use of energy management The use of DVS increases the probability of faults, thus damaging.
Prabhat Kumar Saraswat Paul Pop Jan Madsen
SINGLE-LEVEL PARTITIONING SUPPORT IN BOOM-II
Paul Pop, Petru Eles, Zebo Peng
Design Optimization of Multi-Cluster Embedded Systems for Real-Time Applications Paul Pop, Petru Eles, Zebo Peng, Viaceslav Izosimov Embedded Systems.
Schedulability-Driven Partitioning and Mapping for Multi-Cluster Real-Time Systems Paul Pop, Petru Eles, Zebo Peng, Viaceslav Izosimov Embedded Systems.
Optimization of Real-Time Systems with Deadline Miss Ratio Constraints
Presentation transcript:

1 of 14 1 / 18 An Approach to Incremental Design of Distributed Embedded Systems Paul Pop, Petru Eles, Traian Pop, Zebo Peng Department of Computer and Information Science Linköpings universitet, Sweden

2 of 14 2 /18 Incremental design process Mapping and scheduling Problem formulation Mapping strategy Experimental results Conclusions and future work Outline

3 of 14 3 /18 Introduction Characteristics: Incremental design process, engineering change; Distributed real-time embedded systems; Heterogeneous architectures; Static cyclic scheduling for processes and messages; Communications using a time-division multiple-access (TDMA) scheme: H. Kopetz, G. Grünsteidl. TTP-A Protocol for Fault-Tolerant Real-Time Systems. IEEE Computer ‘94. Contributions: Mapping and scheduling considered inside an incremental design process; Two design criteria (and their metrics) that drive our mapping strategies to solutions supporting an incremental design process; Two mapping algorithms. Message: Engineering change can be successfully addressed at system level.

4 of 14 4 /18 “Classic” Mapping and Scheduling I/O Interface Comm. Controller CPU RAM ROM ASIC S0S0 S1S1 S2S2 S3S3 S0S0 S1S1 S2S2 S3S3 TDMA Round Cycle of two rounds Slot

5 of 14 5 /18 S1S1 S0S0 Round 1Round 2Round 3Round 4Round 5 P1P1 P4P4 P2P2 m1m1 m2m2 m3m3 m4m4 P3P3 P1P1 P4P4 P2P2 P3P3 N1N1 N2N2 N1N1 N2N2 Bus Slack “Classic” Mapping and Scheduling Example

6 of 14 6 /18 Start from an already existing system with applications: In practice, very uncommon to start from scratch. Implement new functionality on this system (increment): As few as possible modifications of the existing applications, to reduce design and testing time; Plan for the next increment: It should be easy to add functionality in the future. Incremental Design Process

7 of 14 7 /18 Mapping and Scheduling No modifications are performed to the existing applications. Existing applications N-1 Map and schedule so that the future applications will have a chance to fit. Current applications N Do not exist yet at Version N! Future applications Version N+1

8 of 14 8 /18 Existing application Mapping and Scheduling Example Current application Future application The future application does not fit! a)b)

9 of 14 9 /18 Problem Formulation Input A set of existing applications modelled using process graphs; A current application to be mapped modelled using process graphs; Each process graph in the application has its own period and deadline; Each process has a potential set of nodes to be mapped to and a WCET; Certain information about future applications (next slide); The system architecture is given. Output A mapping and scheduling of the current application, so that: Requirement a: constraints of the current application are satisfied and no modifications are performed to the existing applications; Requirement b: new future applications can be mapped on the resulted system.

10 of /18 Characterizing Future Applications The most demanding future application:  Smallest expected period T min  Expected necessary processor time t need inside T min  Expected necessary bandwidth b need inside T min Probability [%] Typical message size [bytes]Typical process WCET [time units] For a family of future applications we know:

11 of /18 Mapping and scheduling of the current application, so that: Requirement a) Constraints of the current application are satisfied and no modifications are performed to the existing applications. Initial Mapping (IM) constructs an initial mapping with a valid schedule; starting point: Heterogeneous Critical Path (HCP) algorithm from P.B. Jorgensen, J. Madsen. Critical Path Driven Cosynthesis for Heterogeneous Target Architectures. CODES’97 Requirement b) New future applications can be mapped on the resulted system. Design criteria reflect the degree to which a design meets the requirement b); Design metrics quantify the degree to which the criterion is met; Heuristics to improve the design metrics. Mapping and Scheduling Strategy Initial Mapping (IM) constructs an initial mapping with a valid schedule; starting point: Heterogeneous Critical Path (HCP) algorithm from P.B. Jorgensen, J. Madsen. Critical Path Driven Cosynthesis for Heterogeneous Target Architectures. CODES’97 Design criteria reflect the degree to which a design meets the requirement b); Design metrics quantify the degree to which the criteria are met; Heuristics to improve the design metrics.

12 of /18 Mapping and Scheduling: First Criterion First design criterion: slack sizes How well the slack sizes of the current design alternative accommodate a family of future applications that are characterized as outlined before; Tries to cluster the available slack: the best slack would be a contiguous slack. a) b) c) contiguous slack Design metrics for the first design criterion C 1 P for processes, C 1 m for messages; How much of the largest future application (contiguous slack), cannot be mapped on the current design alternative; Bin-packing algorithm using the best-fit policy: processes as objects to be packed, and the slack as containers. C 1 =0% C 1 =75%

13 of /18 Mapping and Scheduling: Second Criterion Second design criterion: slack distribution How well the slack of the current design alternative is distributed in time to accommodate a family of future applications; Tries to distribute the slack so that we periodically (T min ) have enough necessary processor time t need and bandwith b need for the most demanding future application. Design metrics for the second design criterion C 2 P for processes, C 2 m for messages; C 2 P is the sum of minimum periodic slack inside a T min period on each processor. a) b) T min C 2 =0 < t need =40ms C 2 =40 ms t need

14 of /18 Mapping and Scheduling Strategy, Cont. Two steps: Initial mapping and scheduling (IM) produces a valid solution Starting from a valid solution, heuristics to minimize the objective function: Three heuristics: Ad-Hoc approach (AH), little support for incremental design. Simulated Annealing (SA), near optimal value for C. Mapping Heuristic (MH): Iteratively performs design transformations that improve the design; Examines only transformations with the highest potential to improve the design; Design transformations: moving a process to a different slack on the same or different processor, moving a message to a different slack on the bus.

15 of /18 Experimental Results Avg. % Deviation from near optimal How does the quality (cost function) of the mapping heuristic (MH) compare to the ad-hoc approach (AH) and the simulated annealing (SA)? existing applications: 400 Number of processes in the current application

16 of /18 Experimental Results, Cont. Average Execution Time [min] How does the runtime of the mapping heuristic (MH) compare to the ad-hoc approach (AH) and the simulated annealing (SA)? existing applications: 400 Number of processes in the current application

17 of /18 Experimental Results, Cont. % of future applications mapped existing applications: 400, future application: 80 Number of processes in the current application Are the mapping strategies proposed facilitating the implementation of future applications? Existing application Current application Future application

18 of /18 Conclusions and Future Work Conclusions: Mapping and scheduling considered inside an incremental design process; Two design criteria (and their metrics) that drive our mapping strategies to solutions supporting an incremental design process; Iterative improvement mapping heuristic. CODES 2001: Allow modifications to the existing applications: How to capture the modification cost (engineering changes); How to decide which applications should be modified; Modification cost should be minimized.